Programmable on-chip differential termination impedance

Details Programmable on-chip differential termination impedance Programmable on-chip differential termination impedance

2007-04-17

2007-04-17

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S031000, C333S032000

Reexamination Certificate

active

11086979

ABSTRACT:
The circuits and methods are provided for impedance termination on an integrated circuit. A network of resistors are formed on an integrated circuit (IC) to provide on-chip impedance termination to differential input/output (IO) pins. Transistors are coupled in the network of termination resistors. The transistors provide additional termination impedance to the differential IO pins. The transistors can be turned ON or OFF separately to change the impedance termination.

REFERENCES:
patent: 5151611 (1992-09-01), Rippey
patent: 5602494 (1997-02-01), Sundstrom
patent: 6037798 (2000-03-01), Hedberg
patent: 6147520 (2000-11-01), Kothandaraman et al.
patent: 6366128 (2002-04-01), Ghia et al.
patent: 6480026 (2002-11-01), Andrews et al.
patent: 6586964 (2003-07-01), Kent et al.
patent: 6590413 (2003-07-01), Yang
patent: 6603329 (2003-08-01), Wang et al.
patent: 6642740 (2003-11-01), Kim et al.
patent: 6812734 (2004-11-01), Shumarayev et al.
patent: 6812735 (2004-11-01), Pham

Affiliated with

Also associated with

Rating

Programmable on-chip differential termination impedance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable on-chip differential termination impedance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable on-chip differential termination impedance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3748753