Programmable network protocol handler architecture

Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C709S238000, C370S389000, C370S401000, C370S466000

Reexamination Certificate

active

07072970

ABSTRACT:
An architecture that achieves high speed performance in a network protocol handler combines parallelism and pipelining in multiple programmable processors, along with specialized front-end logic at the network interface that handles time critical protocol operations. The multiple processors are interconnected via high-speed interconnect, and each processor's memory is globally accessible by other processors. Each processor has multiple threads, each capable of fully executing programs. Each processors contains embedded dynamic random access memory (DRAM). Threads within a processor are assigned the processing of various protocol functions in a parallel/pipelined fashion. Data frame processing is done by one or more of the threads to identify relates frames. Related frames are dispatch to the same thread so as to minimize the overhead associated with memory accesses and general protocol processing. The high-speed protocol handler may also provide built-in monitors for examining the activity of its hardware resources and reallocating the workload to the resources that are not heavily used, thus balancing the resource utilization and increasing the workload throughput.

REFERENCES:
patent: 4674034 (1987-06-01), Iwashita et al.
patent: 5047919 (1991-09-01), Sterling et al.
patent: 5159686 (1992-10-01), Chastain et al.
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5404521 (1995-04-01), Murray
patent: 5428766 (1995-06-01), Seaman
patent: 5513354 (1996-04-01), Dwork et al.
patent: 5519867 (1996-05-01), Moeller et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5610905 (1997-03-01), Murthy et al.
patent: 5640584 (1997-06-01), Kandasamy et al.
patent: 5649135 (1997-07-01), Pechanek et al.
patent: 5764905 (1998-06-01), Catozzi et al.
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5815727 (1998-09-01), Motomura
patent: 5826032 (1998-10-01), Finn et al.
patent: 5828880 (1998-10-01), Hanko
patent: 5835763 (1998-11-01), Klein
patent: 5881248 (1999-03-01), Mergard
patent: 5913925 (1999-06-01), Kahle et al.
patent: 6047002 (2000-04-01), Hartmann et al.
patent: 6079008 (2000-06-01), Clery, III
patent: 6085233 (2000-07-01), Jeffrey et al.
patent: 6092175 (2000-07-01), Levy et al.
patent: 6105127 (2000-08-01), Kimura et al.
patent: 6128720 (2000-10-01), Pechanek et al.
patent: 6393026 (2002-05-01), Irwin
patent: 6606704 (2003-08-01), Adiletta et al.
patent: 6629257 (2003-09-01), Hartwell
patent: 6895013 (2005-05-01), Burns et al.
patent: 2001/0025324 (2001-09-01), Gamo

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programmable network protocol handler architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable network protocol handler architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable network protocol handler architecture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3568177

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.