Programmable memory controller having two level look-up for memo

Details Programmable memory controller having two level look-up for memo Programmable memory controller having two level look-up for memo

1996-02-26

1998-07-07

Swann, Tod R.

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

36518901, 711206, 711140, 711154, 711167, 711170, G06F 1200, G06F 1310

Patent

active

057784132

ABSTRACT:
A memory controller which provides a series of queues between the processor and the PCI bus and the memory system. Memory coherency is maintained in two different ways. Before any read operations are accepted from the PCI bus, both of the posting queues must be empty. A content addressable memory (CAM) is utilized as the Peripheral Component Interconnect (PCI) to memory queue. When the processor performs a read request, the CAM is checked to determine if one of the pending write operations in the PCI to memory queue is to the same address as the read operation of the processor. If so, the read operation is not executed until the PCI memory queue is cleared of the write. To resolve the problem of aborting a Memory Read Multiple operation, an abort signal from the PCI bus interface is received and as soon thereafter as can be done the read ahead cycle is terminated, even though the read ahead cycle has not fully completed. The memory controller has improved prediction rules based on whether the cycle is coming from the processor or is coming from the PCI bus to allow more efficient precharging when PCI bus cycles are used. The memory controller is highly programmable for multiple speeds and types of processors and several speeds of memory devices. The memory controller includes a plurality of registers that specify number of clock periods for the particular portions of a conventional dynamic random access memory cycle which are used to control state machine operations.

REFERENCES:
patent: 4694395 (1987-09-01), Young et al.
patent: 5034917 (1991-07-01), Bland et al.
patent: 5159676 (1992-10-01), Wickland et al.
patent: 5237672 (1993-08-01), Ing-Simmons et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5317709 (1994-05-01), Sugimoto
patent: 5333293 (1994-07-01), Bonella
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5475829 (1995-12-01), Thome
VL82C483FC6 Designer's Guide (VLSI Technology, Inc.) (1994).

Affiliated with

Also associated with

Rating

Programmable memory controller having two level look-up for memo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable memory controller having two level look-up for memo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable memory controller having two level look-up for memo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1218395