Programmable logic with on-chip DLL or PLL to distribute clock

Details Programmable logic with on-chip DLL or PLL to distribute clock Programmable logic with on-chip DLL or PLL to distribute clock

2000-06-05

2001-09-18

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S040000, C327S150000, C327S156000, C327S159000, C327S147000

Reexamination Certificate

active

06292016

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates generally to clock distribution in integrated circuits and specifically to a clock distribution scheme using a delay lock loop in a programmable logic circuit.
As the level of integration in semiconductor integrated circuits (ICs) increases, signal delays due to parasitic resistance-capacitance loading become larger. This is especially true of high fan-out global signal lines such as synchronous clocks. Clock signals in modern programmable logic devices may drive several thousand registers. This is a considerable load to the clock driver. Clock tree structures can be implemented on-chip to minimize clock skew among registers. However, the base trunk clock driver must be capable of driving this clock tree structure and, as a result, a buffer delay of several nanoseconds is typically incurred.
One approach to clock distribution uses a phase locked loop (PLL). This approach uses a phase locked loop to synchronize a clock distribution signal to a reference clock signal. Since the phase locked loop generates an internal clock signal and synchronizes it to the reference clock signal from an external source, the reference clock signal does not drive the clock tree structure.
However, some problems exist with implementing a PLL in a typical integrated circuit since the PLL uses analog devices such as a phase frequency detector (PFD), charge pump and low pass filter. These problems include, among others, poor stability and performance in a noisy environment.
It is desirable to use a circuit which achieves clock distribution while minimizing the number of components, thus reducing the area on the chip used by the clock distribution circuit.
SUMMARY OF THE INVENTION
The present invention is a programmable logic device (PLD) with an onchip clock synchronization circuit to synchronize a reference clock signal. In one implementation, the clock synchronization circuit is a delay-locked loop (DLL) circuit and in another implementation, a phase locked loop (PLL) circuit. The DLL or PLL circuits may be analog or digital. The clock synchronization circuit provides a synchronized clock signal that is distributed throughout the programmable logic integrated circuit. The synchronized clock signal is programmably connected to the programmable logic elements or logic array blocks (LABs) of the integrated circuit. The synchronized clock may be programmably connected to or through such programmable resources as look-up tables, sequential machines, registers, function generators, programmable interconnect, multiplexers, and others.
The clock synchronization circuit improves the overall performance of the PLD or FPGA. In particular, the clock synchronization circuit reduces or minimizes clock skew when distributing a clock signal within the integrated circuit. A specific embodiment of the present invention achieves zero nanoseconds clock skew delay. By minimizing clock skew, the programmable integrated circuit performance is improved because there will be no clock skew in the clocks received by individual programmable logical components of the integrated circuit.
In one embodiment, the present invention is a PLD with a digital DLL including a reference clock input for receiving an external reference signal, a feedback clock signal derived from the reference clock signal, and a digital phase detector connected to the reference clock signal and the feedback clock signal. The digital phase detector determines the phase difference between the reference clock signal and the feedback clock signal and outputs a phase error signal output. The DLL further includes a delay selector which is connected to the phase error signal and the reference clock signal. The delay selector outputs a synchronized clock output which may be used to generate the feedback clock signal.
In another embodiment, the programmable logic device includes an array of logic blocks configurable to perform logical functions. Each logic block has inputs and outputs. The programmable logic device includes an interconnect structure including first conductors in a first direction and second conductors in a second direction. The first conductors are between rows of the array and the second conductors are between columns of the array. The interconnect structure is configurable to connect signals from one logic block in the array to another logic block in the array. The programmable logic device includes clock synchronization circuitry to receive a reference clock signal and a feedback clock signal and to generate a synchronized clock output signal. The programmable logic device includes a multiplexer having a first input connected to the reference clock signal and a second input connected to the synchronized clock output signal. The reference clock signal or synchronized clock output signal is selectably coupled to an input of a logic block through the multiplexer. In an implementation, the clock synchronization circuit is a delay-locked loop circuit. The clock synchronization circuit minimizes skew for n clock signals, where each of the n clock signals is received at one of n logic blocks.
In a further embodiment, a programmable logic device includes a clock synchronization circuit which provides a plurality of synchronized clock output signals, each to a different logic block in the array. The clock synchronization circuit minimizes clock skew of the synchronized clock output signals received at the logic blocks.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.


REFERENCES:
patent: Re. 357979 (1998-05-01), Graham et al.
patent: 4494021 (1985-01-01), Bell et al.
patent: 4633488 (1986-12-01), Shaw
patent: 4719593 (1988-01-01), Threewitt et al.
patent: 4868522 (1989-09-01), Popat et al.
patent: 4959646 (1990-09-01), Podkowa et al.
patent: 5072195 (1991-12-01), Graham et al.
patent: 5075575 (1991-12-01), Shizukuishi et al.
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5204555 (1993-04-01), Graham et al.
patent: 5355037 (1994-10-01), Andresen et al.
patent: 5397943 (1995-03-01), West et al.
patent: 5418499 (1995-05-01), Nakao
patent: 5420544 (1995-05-01), Ishibashi
patent: 5506878 (1996-04-01), Chiang
patent: 5579353 (1996-11-01), Parmenter et al.
patent: 5635857 (1997-06-01), Flora
patent: 5644251 (1997-07-01), Colwell et al.
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5744991 (1998-04-01), Jefferson et al.
patent: 5777360 (1998-07-01), Rostoker et al.
patent: 5815016 (1998-09-01), Erickson
patent: 5864564 (1999-01-01), Levitt et al.
patent: 6107826 (2000-08-01), Young et al.
patent: 0266065 A2 (1988-04-01), None
patent: 1-137646 (1989-05-01), None
Advanced Micro Devices, “Am2971 Programmable Event Generator (PEG),” Jul. 1996, pp. 4-286 to 4-309.
Advanced Micro Devices, “AmPAL 23S8, ” Oct. 1996, pp. 4-102 to 4-121.
Ko et al., “A 30-ps Jitter, 3.6-&mgr;s Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays,” IEEE 1993 Custom Integrated Circuits Conference, May 9-12, 1993, pp. 23.3.1 to 23.3.4.
Monolithic Memories, “Programmable Array Logic PAL20RA 10-20,” Jan. 1988, pp. 5-95 to 5-102.
Zaks, et al., “From Chips to Systems: An Intro. to Microcomputers,” Sybex, 1987, pp. 54-61.

Affiliated with

Also associated with

Rating

Programmable logic with on-chip DLL or PLL to distribute clock does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic with on-chip DLL or PLL to distribute clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic with on-chip DLL or PLL to distribute clock will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2533121