Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate
2003-02-13
2004-04-20
Cho, James H (Department: 2819)
Electronic digital logic circuitry
Interface
Supply voltage level shifting
C326S086000, C326S068000, C327S333000
Reexamination Certificate
active
06724222
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the field of integrated circuits, and more specifically, to improving the interfacing of integrated circuit in a mixed-voltage environment.
The integrated circuit business and semiconductor industry are continually driven to reduce cost, reduce power, and improve performance. The integrated circuit products include microprocessors, memories, programmable logic, programmable controllers, application specific integrated circuits, and many other types of integrated circuits. Price reduction is strongly driven by migrating products to scaled processes, which reduce die sizes and increase yields. Power reduction has been achieved by circuit design techniques, power management schemes, and parasitic scaling, among other factors. Performance improvement has resulted from design techniques, process enhancements, and parasitic scaling, among other factors.
Process technology is improving. Resulting from the continual scaling and shrinking of device geometries, device sizes and dimensions require the operating voltages to be scaled. Operating voltages have been scaled down from 5 volts to 3.3 volts. This has resulted in the need for mixed-voltage-mode systems. That is, integrated circuits will need to interface with various operating voltages. And, further reductions are expected in the future. This industry provides products and printed circuit boards (PCBs) that utilize both 3.3-volt and 5-volt integrated circuits and devices. It is expected that there may be a considerable transition period for the standard power supply to switch from one voltage level to a lower voltage level.
Process scaling is the dominant method of reducing the die cost. The cost is achieved by receiving higher yields associated with smaller die sizes. Presently, power supply voltages are being reduced as the scaling progresses towards device dimensions that necessitate the reduction of voltage differences across these dimensions.
All manufacturers have not switched over to the lower power supply, simultaneously. Thus the scaling of the operating voltage has resulted in creating a multiple voltage mode industry. Integrated circuit companies must provide products capable of addressing the needs during this intermediate phase before the industry transitions to a single lower power supply voltage. It is expected that this industry will require some time to successfully transition over to the lower power supply.
As can be seen, an improved technique of fabricating, and operating integrated circuits is needed to meet these demands. These integrated circuits should interact with devices that are designed to operate at either the standard or the new lower power supply. The integrated circuit should also provide a cost reduction path to customers that continue to design 5-volt-only systems. Integrated circuits should provide the manufacturer with the flexibility to chose the market to support with a minimum cost and the shortest time to market.
SUMMARY OF THE INVENTION
The present invention is a technique of interfacing an integrated circuit in a mixed-voltage mode environment. In particular, the integrated circuit is fabricated using technology compatible with an internal supply voltage. Externally, the integrated circuit will interface with an external supply voltage, above the internal supply voltage. The input and output signals to and from the integrated circuit will be compatible with the external supply level.
An integrated circuit of the present invention will include conversion circuit for converting a voltage at a level of external supply voltage to a level of the internal supply voltage. In one embodiment, the conversion circuitry uses negative feedback, and is self-regulating. This internal supply voltage will be used to power the internal devices on the integrated circuit. The integrated circuit will contain conversion circuitry to convert output signals to be compatible with the external supply voltage. Also, the integrated circuit will also be able to accept input voltages compatible with the external supply voltage. The integrated circuit will appear to a user and other integrated circuits as though it were manufactured using technology compatible with the external supply voltage. The present invention is a useful technique for providing backward compatibility of a process technology.
The present invention may be used in an integrated circuit having separated noisy and quiet supplies. For example, the I/O drivers may be coupled to a noisy supply while the conversion circuit is coupled to the quiet supply. This will help noise from the I/O drivers from coupling into the core of the integrated circuit.
A layout of the conversion circuitry is compact and also spreads current flow and heat distribution evenly around the integrated circuit. This helps prevent the formation of localized “hot spot” areas.
More specifically, an integrated circuit of the present invention includes an output driver coupled to a first voltage supply; a level shifter circuit coupled to a second voltage supply; and a voltage down converter circuit, coupled to the second voltage supply. The voltage down converter generates a first voltage supply having a voltage level below the second voltage supply. Circuitry in a core of the integrated circuit is coupled to the first voltage supply.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.
REFERENCES:
patent: 4090236 (1978-05-01), Bennett et al.
patent: 4317181 (1982-02-01), Teza et al.
patent: 4361873 (1982-11-01), Harper et al.
patent: 4503494 (1985-03-01), Hamilton et al.
patent: 4572972 (1986-02-01), Shoji
patent: 4585955 (1986-04-01), Uchida
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4837460 (1989-06-01), Uchida
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4901283 (1990-02-01), Hanbury et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5032742 (1991-07-01), Zanders
patent: 5041964 (1991-08-01), Cole et al.
patent: 5045772 (1991-09-01), Nishiwaki et al.
patent: 5066873 (1991-11-01), Chan et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5132555 (1992-07-01), Takahashi
patent: 5144167 (1992-09-01), McClintock
patent: 5151619 (1992-09-01), Austin et al.
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5162680 (1992-11-01), Norman et al.
patent: 5222044 (1993-06-01), Tsujimoto
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5272393 (1993-12-01), Horiguchi et al.
patent: 5274828 (1993-12-01), McAdams
patent: 5309399 (1994-05-01), Murotani
patent: 5315172 (1994-05-01), Reddy
patent: 5331219 (1994-07-01), Nakamura
patent: 5336986 (1994-08-01), Allman
patent: 5347150 (1994-09-01), Sakai et al.
patent: 5350954 (1994-09-01), Patel
patent: 5359243 (1994-10-01), Norman
patent: 5402375 (1995-03-01), Horiguchi et al.
patent: 5414312 (1995-05-01), Wong
patent: 5416661 (1995-05-01), Furuta
patent: 5432467 (1995-07-01), Reddy
patent: 5442277 (1995-08-01), Mori et al.
patent: 5485026 (1996-01-01), Hanibuchi
patent: 5508653 (1996-04-01), Chu et al.
patent: 5528548 (1996-06-01), Horiguchi et al.
patent: 5559464 (1996-09-01), Orii et al.
patent: 5561388 (1996-10-01), Kumagai
patent: 5576635 (1996-11-01), Partovi et al.
patent: 5589783 (1996-12-01), McClure
patent: 5604453 (1997-02-01), Pedersen
patent: 5661685 (1997-08-01), Lee et al.
patent: 5786709 (1998-07-01), Kirsch et al.
patent: 5814845 (1998-09-01), Carley
patent: 5862390 (1999-01-01), Ranjan
patent: 6025737 (2000-02-01), Patel et al.
patent: 6342794 (2002-01-01), Turner et al.
patent: 96/37958 (1996-11-01), None
patent: 97/21273 (1997-06-01), None
Xilinx Corp., The Programmable Logic Data Book,
Lam John D.
Patel Rakesh H.
Turner John E.
Wong Wilson
Altera Corporation
Cho James H
Townsend and Townsend / and Crew LLP
LandOfFree
Programmable logic with lower internal voltage circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic with lower internal voltage circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic with lower internal voltage circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3252826