Programmable logic module and architecture for field programmabl

Details Programmable logic module and architecture for field programmabl Programmable logic module and architecture for field programmabl

1995-09-01

1997-02-25

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, H03K 19177

Patent

active

056062672

ABSTRACT:
A user-programmable gate array architecture includes an array of logic function modules which may comprise one or more combinatorial and/or sequential logic circuits. An interconnect architecture comprising a plurality of horizontal and vertical general interconnect channels, each including a plurality of interconnect conductors some of which may be segmented, is imposed on the array. Individual ones of the interconnect conductors are connectable to each other and to the inputs and outputs of the logic function modules by user-programmable interconnect elements. A local interconnect architecture comprising local interconnect channels is also imposed on the array. Each local interconnect channel includes a plurality of local interconnect conductors and runs between pairs of adjacent ones of the logic function modules.

REFERENCES:
patent: 3816725 (1974-06-01), Greer
patent: 3818452 (1974-06-01), Greer
patent: 3849638 (1974-11-01), Greer
patent: 3987287 (1976-10-01), Cox et al.
patent: 4293783 (1981-10-01), Patil
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4701922 (1987-10-01), Kuboki et al.
patent: 4706208 (1987-11-01), Helms
patent: 4713557 (1987-12-01), Carter
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4763020 (1988-08-01), Takata et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4821176 (1989-04-01), Ward et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4825105 (1989-04-01), Holzle
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4847732 (1989-07-01), Stopper et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4870300 (1989-09-01), Nakaya et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4871930 (1989-10-01), Wong et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4903223 (1990-02-01), Norman et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4914055 (1990-04-01), Gordon et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 4963770 (1990-10-01), Keida
patent: 5001368 (1991-03-01), Cliff et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5015885 (1991-05-01), El Gamal et al.
patent: 5019736 (1991-05-01), Furtek
patent: 5023606 (1991-06-01), Kaplinsky
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5140193 (1992-08-01), Freeman et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5151623 (1992-09-01), Agrawal
patent: 5171715 (1992-12-01), Husher et al.
patent: 5172014 (1992-12-01), El Ayat et al.
patent: 5181096 (1993-01-01), Forouhi
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5187393 (1993-02-01), El Gamal
patent: 5220213 (1993-06-01), Chan et al.
patent: 5245227 (1993-09-01), Furtek et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5302886 (1994-04-01), Chiang et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5331226 (1994-07-01), Goetting
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5400262 (1995-03-01), Mohsen
patent: 8451887 (1995-09-01), El-Ayat et al.
Jigour, Robin J., "PEEL Array Architectures Increase Logic Density, Flexibility and Performance", 8080 Wescon Conference Record, 34(1990) Nov., pp. 316-321.
Schuster, Armin E., "Keine Angst vor FPGAs", Elektronik 42(1993) 1 Jun. No. 11, Munchen, DE, pp. 76-80, see Fig. 2.

Affiliated with

Also associated with

Rating

Programmable logic module and architecture for field programmabl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic module and architecture for field programmabl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic module and architecture for field programmabl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1976550