Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-11-13
1997-12-16
Hudspeth, David R.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, 326 47, H03K 19177
Patent
active
056989920
ABSTRACT:
A user-programmable gate array architecture includes an array of logic function modules which may comprise one or more combinatorial and/or sequential logic circuits. An interconnect architecture comprising a plurality of horizontal and vertical general interconnect channels, each including a plurality of interconnect conductors some of which may be segmented, is imposed on the array. Individual ones of the interconnect conductors are connectable to each other and to the inputs and outputs of the logic function modules by user-programmable interconnect elements. A local interconnect architecture comprising local interconnect channels is also imposed on the array. Each local interconnect channel includes a plurality of local interconnect conductors and runs between pairs of adjacent ones of the logic function modules.
REFERENCES:
patent: 3619583 (1971-11-01), Arnold
patent: 3731073 (1973-05-01), Moylan
patent: 3816725 (1974-06-01), Greer
patent: 3818452 (1974-06-01), Greer
patent: 3849638 (1974-11-01), Greer
patent: 3912914 (1975-10-01), Moylan
patent: 3987287 (1976-10-01), Cox et al.
patent: 4267463 (1981-05-01), Mayumi
patent: 4293783 (1981-10-01), Patil
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4357678 (1982-11-01), Davis
patent: 4366393 (1982-12-01), Kasuya
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4453096 (1984-06-01), Le Can et al.
patent: 4580215 (1986-04-01), Morton
patent: 4600846 (1986-07-01), Burrows
patent: 4613970 (1986-09-01), Masuda et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4701922 (1987-10-01), Kuboki et al.
patent: 4706208 (1987-11-01), Helms
patent: 4706216 (1987-11-01), Carter
patent: 4706217 (1987-11-01), Shimizu et al.
patent: 4713557 (1987-12-01), Carter
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4763020 (1988-08-01), Takata et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4821176 (1989-04-01), Ward et al.
patent: 4825105 (1989-04-01), Holzle
patent: 4845633 (1989-07-01), Furtek
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4847732 (1989-07-01), Stopper et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4870300 (1989-09-01), Nakaya et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4871930 (1989-10-01), Wong et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4903223 (1990-02-01), Norman et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 4963770 (1990-10-01), Keida
patent: 5001368 (1991-03-01), Cliff et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5015885 (1991-05-01), El Gamal et al.
patent: 5019736 (1991-05-01), Furtek
patent: 5023606 (1991-06-01), Kaplinsky
patent: 5046035 (1991-09-01), Jigour et al.
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5140193 (1992-08-01), Freeman et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5151623 (1992-09-01), Agrawal
patent: 5172014 (1992-12-01), El Ayat et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5187393 (1993-02-01), El Gamal et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5225719 (1993-07-01), Agrawal et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5245227 (1993-09-01), Furtek et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5270587 (1993-12-01), Zagar
patent: 5280202 (1994-01-01), Chan et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5302866 (1994-04-01), Chiang et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5331226 (1994-07-01), Goetting
patent: 5338983 (1994-08-01), Agarwala
patent: 5341044 (1994-08-01), Ahanin et al.
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5386154 (1995-01-01), Goetting et al.
patent: 5396127 (1995-03-01), Chan et al.
patent: 5400262 (1995-03-01), Mohsen
patent: 5416367 (1995-05-01), Chan et al.
patent: 5430390 (1995-07-01), Chan et al.
patent: 5440245 (1995-08-01), Galbraith et al.
patent: 5442246 (1995-08-01), Azegami et al.
patent: 5448185 (1995-09-01), Kaptanoglu
patent: 5451887 (1995-09-01), El-Avat et al.
patent: 5457409 (1995-10-01), Agrawal et al.
patent: 5465055 (1995-11-01), Ahrens
patent: 5469003 (1995-11-01), Kean
patent: 5477165 (1995-12-01), El-Ayat et al.
patent: 5481206 (1996-01-01), New et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5489857 (1996-02-01), Agrawal et al.
patent: 5500608 (1996-03-01), Goetting et al.
patent: 5521835 (1996-05-01), Trimberger
patent: 5523963 (1996-06-01), Hsieh et al.
patent: 5537341 (1996-07-01), Rose et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5546018 (1996-08-01), New et al.
patent: 5550771 (1996-08-01), Hatori
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552721 (1996-09-01), Gould
patent: 5565792 (1996-10-01), Chiang et al.
patent: 5570041 (1996-10-01), El-Ayat et al.
patent: 5583450 (1996-12-01), Trimberger et al.
patent: 5587669 (1996-12-01), Chan et al.
patent: 5594363 (1997-01-01), Freeman et al.
patent: 5594364 (1997-01-01), Chan et al.
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5596287 (1997-01-01), Cho
patent: 5600263 (1997-02-01), Trimberger et al.
Akers, "A Rectangle Logic Array", Aug., 1972, IEEE Transaction on Computers, vol. C-21, No. 8, pp. 842-857.
Chen, "A Comparsion of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks", Feb. 1982, IEEE Transactions on Computers, vol. C-31, No. 2, pp. 140-147.
Greer, "An Associate Logic Matrix", Oct. 1976, IEEE, Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 679-691.
Haines, "Field-Programmable Gate Array with Non-Volatile Configuration", Jun. 1989, Microprocessors and Microsystems, vol. 13, No. 5, pp. 305-312.
Hayes, "A Unified Switching Theory with Applications to VLSI Design", 1982, IEEE, vol. 70, No. 10, pp. 1140-1151.
Jigour, "PEEL Array Architectures Increase Logic Density, Flexibility and Performance", Nov. 1990, Wescon Conference Record, Los Angeles, pp. 316-321.
Jump, "Microprogrammed Arrays", Sep. 1972, IEEE Transactions on Computers, col. C-21, No. 9, pp. 974-984.
Jump, "Asynchronous Control Arrays", Oct. 1974, IEEE Transactions on Computers, vol. C-23, No. 10, pp. 1020-1029.
Kawana, "An Efficient Logic Block Interconnect Architecture for User-Reprogrammable Gate Array", 1990, IEEE Custom Integrated Circuits Conference, 31.3.1-31.3.4.
Minnick, "Cutpoint Cellular Logic", Dec. 1964, IEEE Transactions on Electronic Computers, pp. 685-698.
Rose, "The Effect of Logic Block Complexity on Area of Programmable Gate Arrays", 1989, IEEE Custom Integrated Circuits Conference, pp. 531-535.
Schuster, "Keine Angst vor FPGAs", 1993, 2087 Elektronik, 42, No. 11, Munchen, DE.
Yau, "Universal Logic Modules and Their Applications", 1970, IEEE Transactions on Computers, vol. C-19, No. 2, pp. 141-149.
Bakker Gregory W.
Chan King W.
Chew Marko
El Ayat Khaled A.
Gopisetty Runip
Actel Corporation
Hudspeth David R.
LandOfFree
Programmable logic module and architecture for field programmabl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic module and architecture for field programmabl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic module and architecture for field programmabl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-210569