Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2001-08-07
2003-09-30
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S041000
Reexamination Certificate
active
06628140
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to programmable logic integrated circuit devices, and more particularly to function-specific blocks such as multipliers, arithmetic logic units, barrel shifters, and/or the like in programmable logic devices.
Programmable logic devices (“PLDs”) are well known as is shown, for example, by Jefferson et al. U.S. Pat. No. 6,215,326 and Ngai et al. U.S. Pat. No. 6,407,576. PLDs typically include many regions of programmable logic that are interconnectable in any of many different ways by programmable interconnection resources. Each logic region is programmable to perform any of several logic functions on input signals applied to that region from the interconnection resources. As a result of the logic function(s) it performs, each logic region produces one or more output signals that are applied to the interconnection resources. The interconnection resources typically include drivers, interconnection conductors, and programmable switches for selectively making connections between various interconnection conductors. The interconnection resources can generally be used to connect any logic region output to any logic region input; although to avoid having to devote a disproportionately large fraction of the device to interconnection resources, it is usually the case that only a subset of all possible interconnections can be made in any given programmed configuration of the PLD. Indeed, this last point is very important in the design of PLDs because interconnection resources must always be somewhat limited in PLDs having large logic capacity, and interconnection arrangements must therefore be provided that are flexible, efficient, and of adequate capacity without displacing excessive amounts of other resources such as logic.
Although only logic regions are mentioned above, it should also be noted that many PLDs also now include regions of memory that can be used as random access memory (“RAM”), read-only memory (“ROM”), content addressable memory (“CAM”), product term (“p-term”) logic, etc.
As the capacity and speed of PLDs has increased, there has been increasing interest in using them for signal or data processing tasks that may involve relatively large amounts of parallel information and that may require relatively complex manipulation, combination, and recombination of that information. Large numbers of signals in parallel consume a correspondingly large amount of interconnection resources; and each time that information (or another combination or recombination that includes that information) must be routed within the device, another similar large amount of the interconnection resources is consumed. Improved PLD architectures are needed to better address these issues.
SUMMARY OF THE INVENTION
A PLD in accordance with this invention includes a plurality of regions of programmable logic circuitry, general purpose interconnection circuitry that is programmably configurable to allow outputs of substantially any of the regions to be applied to inputs of substantially any of the regions, function-specific circuitry, and routing circuitry that is programmably configurable to route outputs of the function-specific circuitry to only a subset of the regions.
A function-specific block (“FSB”) typically has a plurality of parallel inputs and a plurality of parallel outputs. An FSB is at least partly hard-wired to perform a particular task or tasks on its inputs to produce its outputs. The task(s) performed by an FSB may be wholly or partly, programmably or dynamically, selectable. Examples of FSBs include parallel multipliers, parallel arithmetic logic units (“ALUs”), barrel shifters, and the like.
In order to reduce the impact of including FSBs on the interconnection resources of the PLD, any or all of several techniques respecting the interconnection resources may be used in accordance with this invention. One technique is to derive inputs for the FSB from interconnection resources that are already fairly local (i.e., close) to the inputs of other resources such as logic regions (or memory regions if memory regions are included (although borrowing inputs from logic is presently preferred)). In this way the FSB effectively shares substantial amounts of input routing resources with those other (logic/memory/etc.) resources. A smaller fraction of the overall interconnection resources must be dedicated to providing FSB inputs, and the impact on use of the more global (as opposed to the local) interconnection resources is especially reduced. (Global interconnection resources include relatively long interconnection conductors, in contrast to the relatively short conductors that can be used for more local interconnections. Accordingly, it is “more expensive” to use a global interconnection conductor than a local interconnection conductor. Also, global interconnection conductors tend to be slow and to require drive by power-consuming drivers, whereas local conductors tend to be faster and may not require additional drivers.) Sharing an interconnection resource between an FSB input and another logic/memory/etc. resource input may reduce or even sacrifice the usability of the other resource when the PLD is configured to use the FSB, but that can be preferable to having to provide more interconnection resources that are dedicated to providing FSB inputs.
Another technique that can be-used to reduce the impact of an FSB on the interconnection resources of a PLD is to use relatively local interconnection resources for the outputs of the FSB. These local resources can be used to supply the FSB outputs to the inputs (or other relatively local interconnection resources leading to the inputs) of particular subsets of other resources such as logic regions on the PLD. This avoids the need for drivers and/or more global interconnection conductors dedicated to the FSB outputs. If FSB output driving by drivers is needed, the output drivers of the immediately above-mentioned logic regions can be used. Similarly, if the FSB outputs need registering, the registers of these logic regions can be used. And these logic regions can even be used to at least begin further logical and/or arithmetic manipulation of the FSB outputs. Once again, this effective sharing of certain FSB output functions with logic regions may reduce or sacrifice the usefulness of those logic regions for other purposes when the FSB is being used, but that can be preferable to having to provide more dedicated interconnection resources to support the FSB.
Other aspects of the invention may be used to facilitate providing arithmetic accumulation of successive FSB (especially multiplier) outputs (using either addition or subtraction), addition or other logical combination of multiple concurrent FSB (especially multiplier) outputs, sign extension of FSB (especially multiplier) outputs, registration of FSB inputs and/or outputs, etc.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4871930 (1989-10-01), Wong et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5128559 (1992-07-01), Steele
patent: 5371422 (1994-12-01), Patel et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5570039 (1996-10-01), Oswald et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5754459 (1998-05-01), Telikepalli
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 5999015 (1999-12-01), Cliff et al.
patent: 6069487 (2000-05-01), Lane et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 0 461 798 (1991-12-01), None
patent: 2 283 602 (1995-05-01), None
“Implementing Multipliers in FLEX 10K EABs”,Altera, Mar. 1996, pp. 1-2.
“Xilinx Unveils New FPGA Architecture to Enable High-Performance, 10 Million System Gate Designs”,Xilinx, Jun. 22, 2000, pp. 1-9.
“Xilinx Announces DSP Algorithms, Tools and Features for Virtex-II Architecture”,Xilinx, Nov. 21, 2000, pp. 1-4.
“Virtex-II 1.5V Field-Programmable Gate Arrays”,Xilinx, Jan. 25, 2001, module 2 of 4, pp. 1-50.
“Virtex-II 1.5V Field-Programmable Gate Arrays”,Xilinx, Apr. 2, 2001, module 1 of 4, pp. 1-7.
“Virtex-II 1
Langhammer Martin
Prasad Nitin
Aldridge Jeffrey C.
Altera Corporation
Chang Daniel
Fish & Neave
Jackson Robert R.
LandOfFree
Programmable logic devices with function-specific blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic devices with function-specific blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic devices with function-specific blocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3085357