Programmable logic device with unified cell structure...

Details Programmable logic device with unified cell structure... Programmable logic device with unified cell structure...

2000-07-13

2002-02-26

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000, C257S723000, C257S724000, C361S783000

Reexamination Certificate

active

06351144

ABSTRACT:

BRIEF DESCRIPTION OF THE INVENTION
This invention relates generally to programmable logic devices. More particularly, this invention relates to a programmable logic device with a unified cell structure including signal interface bumps to facilitate improved signal integrity.
BACKGROUND OF THE INVENTION
Increasing die sizes and packaging densities of programmable logic devices has resulted in both longer and finer signal paths. These paths have resulted in increased signal skew, signal delay, and diminished signal integrity. It would be highly desirable to reduce these problems associated with prior art programmable logic devices.
Prior art programmable logic devices typically have their signal input/output connections in a peripheral configuration. It would be highly desirable to provide a programmable logic device with standard cell elements resulting in a simplified input/output connection architecture. Such a feature would simplify the layout, routing, and fabrication of the programmable logic device. Such a feature would also improve signal integrity associated with the programmable logic device.
SUMMARY OF THE INVENTION
A programmable logic device includes a set of aligned unified cells, with each unified cell including a set of signal interface bumps. An input/output band of each unified cell is aligned with input/output bands of adjacent unified cells. A trace is positioned between each signal interface bump of a unified cell and the input/output band of the unified cell. The input/output band of each unified cell is responsible for providing an input/output interface for the logic array block(s) of that unified cell.
In another aspect of the invention, a grid of signal interface bumps is formed on a die. A package with a solder ball is positioned within the grid of signal interface bumps. A set of package routing leads connects the grid of signal interface bumps and the solder ball. External signals can be provided to the unified cells via the solder ball and the package routing leads.
The invention provides a programmable logic device with standard cell elements resulting in a regular signal input/output connection architecture. This simplifies the layout, routing, and fabrication of the programmable logic device. The chip-to-package connections of the invention improve signal integrity associated with the programmable logic device.


REFERENCES:
patent: 5512765 (1996-04-01), Gaverick
patent: 5642262 (1997-06-01), Terrill et al.
patent: 5976953 (1999-11-01), Zavracky et al.
patent: 6100581 (2000-08-01), Wakefield et al.

Affiliated with

Also associated with

Rating

Programmable logic device with unified cell structure... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with unified cell structure..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with unified cell structure... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2971710