Programmable logic device with reduced power consumption

Details Programmable logic device with reduced power consumption Programmable logic device with reduced power consumption

2006-07-18

2006-07-18

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S039000

Reexamination Certificate

active

07078932

ABSTRACT:
The present invention provides a programmable logic device with reduced power consumption comprising, a first set of data storage elements, at least a first power supply connected to the said first set of data storage elements, a second set of substantially identical interconnected tiles, each including logic blocks, at least a second power supply independent of the said first power supply connected to said identical tiles wherein said second power supply is switched-off when the logic block is not being used.

REFERENCES:
patent: 5132555 (1992-07-01), Takahashi
patent: 5821771 (1998-10-01), Patel et al.
patent: 6101143 (2000-08-01), Ghia
patent: 6102963 (2000-08-01), Agrawal
patent: 6384628 (2002-05-01), Lacey et al.
patent: 6710621 (2004-03-01), Devlin et al.
patent: 6914449 (2005-07-01), Kaviani
patent: 2005/0091629 (2005-04-01), Eisenstadt et al.
Xilinx, XC4000E and XC4000X Series Field Programmable Gate Arrays, May 14, 1999, Version 1.6, pp. 6-5 thru 6-72.

Affiliated with

Also associated with

Rating

Programmable logic device with reduced power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with reduced power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with reduced power consumption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3603962