Programmable logic device with programmable wakeup pins

Details Programmable logic device with programmable wakeup pins Programmable logic device with programmable wakeup pins

2008-12-19

2011-10-18

Ismail, Shawki (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S033000, C326S039000, C326S047000

Reexamination Certificate

active

08040151

ABSTRACT:
A programmable logic device (PLD) adapted to enter a low-power or sleep mode with programmable wakeup pins in a wakeup group of pins is disclosed. Wake on a single pin change, wake on vector, and wake on a single pin transition are supported. The approach is to select the actively participating pins, enable the desired operation, define the wakeup condition, enter sleep mode, monitor the external signals coupled to the active pins, and exit sleep mode when the wakeup condition is detected.

REFERENCES:
patent: 5216674 (1993-06-01), Peter et al.
patent: 5784639 (1998-07-01), Abramson
patent: 6433584 (2002-08-01), Hatae
patent: 6622251 (2003-09-01), Lindskog et al.
patent: 6637017 (2003-10-01), Brophy
patent: 7263564 (2007-08-01), Chen et al.
patent: 2002/0135398 (2002-09-01), Choi et al.
patent: 2008/0030235 (2008-02-01), Sun et al.
patent: 2008/0098246 (2008-04-01), Kim
patent: 2007/008579 (2007-01-01), None
International Search Report and Written Opinion mailed Mar. 1, 2010 in corresponding International Patent Application No. PCT/US2009/068856, 8 pages.
“IGLOO Industry's Lowest-Power FPGAs,” URL http://www.actel.com/products/iglooseries/default.aspx, Actel Corporation, 6 pages, Mountain View, CA, USA.
“Actel's Flash*Freeze Technology and Low-Power Modes,” IGLOO® Handbook, Actel Corporation, Date Unknown, pp. 1-24, Mountain View, CA, USA.
“Cyclone III FPGAs-Optimized for Low Power,” URL http://www.altera.com/products/devices/cyclone3/overview/power/cy3-power.html, date unknown, printed Mar. 17, 2009, Altera Corporation, 2 pages, San Jose, CA, USA.
“Delivering the World's First Low-Cost 65-nm FPGAs,” URL http://www.altera.com/products/devices/cyclone3/overview/power/cy3-power.html, Altera Corporation, date unknown, print Mar. 17, 2009, 2 pages, San Jose, CA, USA.
“Achieving Low Power in 65-nm Cyclone III FPGAs,”, White Paper, Apr. 2007, ver. 1.1, Altera Corporation, 7 pages, San Jose, CA, USA.
“MachXO—Most Versatile Non-Volatile PLD for Low-Density Applications,” MachXO The All-in-One PLD, URL http://www.latticesemi.com/products/cpldspld/machxo/index.cfm, Lattice Semiconductors, Inc., date unknown, printed Mar. 17, 2009, 3 pages, Hillsborogh, Or, USA.
“Sleep Mode Reduces Standby Power to <100 μA,” URL http://www.latticesemi.com/products/cpldspld/machxo/sleepmodereducesstbypower.cfm, Lattice Semiconductor, Inc., date unknown, printed Mar. 17, 2009, 1 page, Hillsborogh, OR, USA.
“QuickLogic PolarPro™ Family Datasheet,” QuickLogic Corporation, 2007, pages: cover page and 35-36 of 101 pages, most relevant, Sunnyvale, CA, USA.
“Minimizing Energy Consumption with Very Low Power Mode in PolarPro FPGAs,” QuickLogic® Application Note 88, QuickLogic Corporation, 2006, 9 pages, Sunnyvale, CA, USA.
“ArcticLink™ Programmable Connectivity Solution Platform,” ArcticLink Solution Platform Product Brief, QuickLogic Corporation, Feb. 2007, 6 pages, Sunnyvale, CA, USA.
“CoolRunner-II CPLD Family,” DS090 (V3.0) Product Specification, Xilinx, Inc., Mar. 8, 2007, 16 pages, San Jose, CA, USA.
“Power Management Solutions,” Spartan-3 Generation FPGA User Guide, Chapter 19, UG331 (v1.3), Xilinx, Inc., Feb. 14, 2008, pp. 483-502, San Jose, CA, USA.
“Using Suspend Mode in Spartan-3 Generation FPGAs”, Application Note: Spartan-3A,Spartan-3AN, Spartan-3A DSP, XAPP480 (v1.0), Xilinix, Inc., May 2, 2007, 18 pages, San Jose, CA, USA.
“MSP430X47X3, MSP430X47X4 Mixed Signal Microcontroller,” SLAS545A, Texas Instruments, Inc., May 2007, Revised Dec. 2007, 76 pages, Dallas, TX, USA.
Tuan, Tim et al., “A 90nm Low-Power FPGA for Battery-Powered Applications,” Fourteenth ACM/SIGDA International symposium on Field-Programmable Gate Arrays, Monterey, California, Feb. 22-24, 2006, 9 pages, ACM, Inc., USA.
Office Action dated Apr. 9, 2010 in co-pending U.S. Appl. No. 12/340,358 entitled “PLD Providing Soft Wakeup Logic” filed Dec. 19, 2008, 37 pages.

Affiliated with

Also associated with

Rating

Programmable logic device with programmable wakeup pins does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with programmable wakeup pins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with programmable wakeup pins will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4288631