Electrical computers and digital processing systems: support – Data processing protection using cryptography – Tamper resistant
Reexamination Certificate
2005-12-27
2005-12-27
Moise, Emmanuel L. (Department: 2137)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
Tamper resistant
C713S187000, C713S188000, C326S008000, C716S030000, C716S030000
Reexamination Certificate
active
06981153
ABSTRACT:
It is sometimes desirable to protect a design used in a PLD from being copied. If the design is stored in a different device from the PLD and read into the PLD through a bitstream, the design may be encrypted as it is read into the PLD and decrypted within the PLD before being loaded into configuration memory cells for configuring the PLD. According to the invention, in such a device, a method is provided to prevent the design from being read back from the PLD in its decrypted state if it had been encrypted when loaded into the PLD.
REFERENCES:
patent: 5081675 (1992-01-01), Kittirutsunetorn
patent: 5121359 (1992-06-01), Steele
patent: 5321704 (1994-06-01), Erickson
patent: 5341034 (1994-08-01), Matthews
patent: 5388157 (1995-02-01), Austin
patent: 5615263 (1997-03-01), Takahashi
patent: 5705938 (1998-01-01), Kean
patent: 5764076 (1998-06-01), Lee et al.
patent: 5838901 (1998-11-01), Curd et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5914616 (1999-06-01), Young et al.
patent: 5931959 (1999-08-01), Kwiat
patent: 5970142 (1999-10-01), Erickson
patent: 6028939 (2000-02-01), Yin
patent: 6118869 (2000-09-01), Kelem et al.
patent: 6172520 (2001-01-01), Lawman et al.
patent: 6212639 (2001-04-01), Erickson et al.
patent: 6246768 (2001-06-01), Kim
patent: 6323679 (2001-11-01), Robertson et al.
patent: 6326806 (2001-12-01), Fallside et al.
patent: 6366117 (2002-04-01), Pang et al.
patent: 6441641 (2002-08-01), Pang et al.
patent: 6480954 (2002-11-01), Trimberger et al.
patent: 6560709 (2003-05-01), Galovich
patent: 6654889 (2003-11-01), Trimberger
patent: 6664807 (2003-12-01), Crotty et al.
patent: 2001/0015919 (2001-08-01), Kean
patent: 2001/0032318 (2001-10-01), Yip et al.
patent: WO 00/49717 (2000-08-01), None
Xilinx Application Note, “Configuration Issues: Power-Up, Volatility, Security, Battery Back-Up”, XAPP 092, Nov. 24, 1997 (Version 1.1).
Virtex Configuration Guide, published by Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, Oct. 9, 2000 (Version 1.0).
Bruce Schneier “Applied Crytography: Protocols, Algorithms, and Source Code in C”, Second Edition, Copyright 1996, published by John Wiley & Sons, Inc.; Chapter 9, pp. 193-194 and 200-203; Chapter 12, pp. 265-301 and Chapter 15, pp. 360-361.
Cahners EDN ACCESS Web Page, “Cunning circuits confound crooks,” Oct. 12, 2000; pp. 1-8; http://www.ednmag.com/ednmag/reg/2000/10122000/21df2.htm.
Xilinx, Application Note, XAPP138, “Virtex FPGA Series Configuration and Readback”, published Oct. 4, 2000, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 09/724,865, filed Nov. 28, 2000, Trimberger et al.
U.S. Appl. No. 09/724,924, filed Nov. 28, 2000, Trimberger et al.
U.S. Appl. No. 09/724,652, filed Nov. 28, 2000, Pang et al.
U.S. Appl. No. 09/724,873, filed Nov. 28, 2000, Pang et al.
U.S. Appl. No. 09/724,734, filed Nov. 28, 2000, Trimberger et al.
U.S. Appl. No. 09/724,972, filed Nov. 28, 2000, Trimberger et al.
ARM; “Versatile FPGA and PLD configuration images”, update Sep. 13, 2004, p. 1 of 1, available at http://www.arm.com/support/downloads/info/4804.html.
Xilinx, Inc., News Release, Sep. 20, 1999, pp 1-2, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 or; http://investor.xilinx.com/phoenix.zhtml?c=75919&p=irol-newsArticle&rt=Regular&rid=5214.
Pang Raymond C.
Sze Walter N.
Thendean John M.
Trimberger Stephen M.
Wong Jennifer
Liu Justin
Maunu LeRoy D.
Moise Emmanuel L.
Xilinx , Inc.
Young Edel M.
LandOfFree
Programmable logic device with method of preventing readback does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device with method of preventing readback, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with method of preventing readback will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3483133