Electrical computers and digital processing systems: support – Data processing protection using cryptography – By stored data protection
Reexamination Certificate
2005-08-16
2005-08-16
Jung, David (Department: 2134)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
By stored data protection
C713S001000, C713S100000
Reexamination Certificate
active
06931543
ABSTRACT:
To prevent copying of a design implemented in a programmable logic device (PLD), the PLD itself stores a decryption key or keys loaded by the designer, and includes a decryptor for decrypting an encrypted configuration bitstream as it is loaded into the PLD. The PLD also includes logic for reading header information that indicates whether the bitstream is encrypted, and can accept both encrypted and unencrypted bitstreams. The encryption keys may be stored in non-volatile memory or backed up with a battery so that they are retained when power is removed.
REFERENCES:
patent: 5081675 (1992-01-01), Kittirutsunetorn
patent: 5121359 (1992-06-01), Steele
patent: 5321704 (1994-06-01), Erickson
patent: 5341034 (1994-08-01), Matthews
patent: 5388157 (1995-02-01), Austin
patent: 5615263 (1997-03-01), Takahashi
patent: 5705938 (1998-01-01), Kean
patent: 5764076 (1998-06-01), Lee et al.
patent: 5838901 (1998-11-01), Curd et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5914616 (1999-06-01), Young et al.
patent: 5931959 (1999-08-01), Kwiat
patent: 5970142 (1999-10-01), Erickson
patent: 6028939 (2000-02-01), Yin
patent: 6118869 (2000-09-01), Kelem et al.
patent: 6172520 (2001-01-01), Lawman et al.
patent: 6212639 (2001-04-01), Erickson et al.
patent: 6246768 (2001-06-01), Kim
patent: 6323679 (2001-11-01), Robertson et al.
patent: 6326806 (2001-12-01), Fallside et al.
patent: 6366117 (2002-04-01), Pang et al.
patent: 6441641 (2002-08-01), Pang et al.
patent: 6480954 (2002-11-01), Trimberger et al.
patent: 6560709 (2003-05-01), Galovich
patent: 6654889 (2003-11-01), Trimberger
patent: 6664807 (2003-12-01), Crotty et al.
patent: 2001/0015919 (2001-08-01), Kean
patent: 2001/0032318 (2001-10-01), Yip et al.
patent: WO 00/49717 (2000-08-01), None
http://www.arm.com/support/downloads/info/4804.html.
http://investor.xilinx.com/phoenix.zhtml?c=75919&p=irol-newsArticle&t=Regular&id=52147&.
Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA, Bellato, M. et al. Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, vol.: 1, Feb. 16-20, 2004 pp.: 584-589 vol. 1.
Configurable memory organisation for communication applications Sioninen, J.-P.; Pelkonen, A.; Roivainen, J.; Digital System Design, 2002. Proceedings. Euromicro Symposium on, Sept. 4-6, 2002.
An SRAM-programmable field-configurable memory NGai, T.; Rose, J.; Wilton, S.J.E.; Custom Integrated Circuits Conference, 1995, Proceedings of the IEEE 1995, May 1-4, 1995.
Xilinx Application Note, “Configuration Issues: Power-Up, Volatility, Security, Battery Back-Up”, XAPP 092, Nov. 24, 1997 (Version 1.1).
Virtex Configuration Guide, published by Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, Oct. 9, 2000 (Version 1.0).
Bruce Schneier “Applied Cryptography: Protocols, Algorithms, and Source Code in C”, Second Edition, Copyright 1996, published by John Wiley & Sons, Inc.; Chapter 9, pp. 193-194 and 200-203; Chapter 12, pp. 265-301 and Chapter 15, pp. 360-361.
Cahners EDN Access Web Page, “Cunning circuits confound crooks,” Oct. 12, 2000; pp. 1-8; http://www.ednmag.com/ednmag/reg/2000/10122000/21df2.htm.
Xilinx, Application Note, XAPP138, “Virtex FPGA Series Configuration and Readback”, published Oct. 4, 2000, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 09/724,865, filed Nov. 28, 2000, Trimberger et al.
U.S. Appl. No. 09/724,974, filed Nov. 28, 2000, Trimberger et al.
U.S. Appl. No. 09/724,975, filed Nov. 28, 2000, Pang et al.
U.S. Appl. No. 09/724,873, filed Nov. 28, 2000, Pang et al.
U.S. Appl. No. 09/724,734, filed Nov. 28, 2000, Trimberger et al.
U.S. Appl. No. 09/724,972, filed Nov. 28, 2000, Trimberger et al.
Arm; “Versatile FPGA and PLD configuration images”, update Sep. 13, 2004, p. 1 of 1, available at http://www.arm.com/support/downloads/info/4804.html.
Xilinx, Inc., News Release, sep. 20, 1999, pp 1-2, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 or; http://investor.xilinx.com/phoenix.zhtml?c=75919&p=irol-newsArticle&t=Regular&id=5214 . . .
Pang Raymond C.
Rao Kameswara K.
Sze Walter N.
Thendean John M.
Trimberger Stephen M.
Cartier Lois D.
Jung David
Maunu LeRoy D.
Xilinx , Inc.
Young Edel M.
LandOfFree
Programmable logic device with decryption algorithm and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device with decryption algorithm and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with decryption algorithm and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3479772