Programmable logic device with a double data rate SDRAM...

Details Programmable logic device with a double data rate SDRAM... Programmable logic device with a double data rate SDRAM...

2005-06-24

2008-03-11

Phung, Anh (Department: 2824)

Static information storage and retrieval

Read/write circuit

Signals

C326S039000, C365S233500

Reexamination Certificate

active

07342838

ABSTRACT:
Within a programmable logic device (PLD), a DDR SDRAM interface for a DDR SDRAM is provided, the DDR SDRAM providing data to the PLD on the rising and falling edges of a DQS signal, the interface including: a first register adapted to capture data associated with the falling edges of the DQS signal; a second register adapted to capture data associated with the rising edges of the DQS signal; and clock edge selection logic circuitry coupled to clock inputs of the first and second registers and adapted to select between the rising or falling clock edges of an internal PLD clock to clock the first and second registers and thereby transfer the captured data into core logic for the PLD, the selection of the clock edge based on a phase relationship between the internal PLD clock and the DQS signal.

REFERENCES:
patent: 5396126 (1995-03-01), Britton et al.
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6507888 (2003-01-01), Wu et al.
patent: 6775190 (2004-08-01), Setogawa
patent: 6862248 (2005-03-01), Shin
patent: 6952115 (2005-10-01), Andrews et al.
patent: 7177230 (2007-02-01), Huang
Jedec Standard JESD79 “Double Data Rate (DDR) SDRAM Specification.” Jun. 2000.
The SFRA: A Corner-Turn FPGA Architecture; N. Weaver et al., FPGA Feb. 2004.
Max II Device Handbook, MII51002-1.2, Alteration Corporation, Dec. 2004.
XILINX, Spartan-3 FPGA Family: Complete Data Sheet, DS099, Jan. 17, 2005.
Cyclone Device Handbook, vol. 1, Altera Corporation, Feb. 2005.
XILINX, Virtex-II Platform FPGAs: Complete Data Sheet, DS031, (v3.4), Mar. 1, 2005.

Affiliated with

Also associated with

Rating

Programmable logic device with a double data rate SDRAM... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with a double data rate SDRAM..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with a double data rate SDRAM... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3980598