Programmable logic device having multiplexers and demultiplexers

Details Programmable logic device having multiplexers and demultiplexers Programmable logic device having multiplexers and demultiplexers

1993-03-29

1994-12-06

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, H03K 19177

Patent

active

053714229

ABSTRACT:
A programmable logic device is provided that has a two-dimensional array of logic array blocks. The logic array blocks, which contain advanced macrocells, contain programmable input arrays based on pterm logic and are two-dimensionally interconnected with global horizontal and vertical conductors. The logic array blocks and the connections between conductors are configured using programmable multiplexers and demultiplexers. Redundant conductive pathways are provided so that the programmable logic device may be efficiently programmed to perform a variety of logic functions. Furthermore, logic is provided with each logic array block that allows the global horizontal and vertical conductors to be interconnected without directly involving the logic in the logic array block, which therefore can be used to provide greater logical functionality.

REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4398267 (1983-08-01), Furuyama
patent: 4642487 (1987-02-01), Carter
patent: 4644191 (1987-02-01), Fisher et al.
patent: 4689654 (1987-08-01), Brockmann
patent: 4706216 (1987-11-01), Carter
patent: 4745579 (1988-05-01), Mead et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4879481 (1989-11-01), Pathak et al.
patent: 4912345 (1990-03-01), Steele et al.
patent: 4937475 (1990-06-01), Rhodes et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5027011 (1991-06-01), Steele
patent: 5122685 (1992-06-01), Chan et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5243283 (1993-09-01), Kean
patent: 5268598 (1993-12-01), Pederson et al.
R. C. Minnick, "A Survey of Microcellular Research", Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967.
S. E. Wahlstrom, "Programmable Logic Arrays--Cheaper by the Millions", Electronics, Dec. 11, 1967, pp 90-95.
Stephen S. Yau, "Universal Logic Modules and Their Applications", IEEE Transactions on Computers, vol. C-19, No. 2, Feb. 1970, pp. 141-149.
Richard G. Shoup, Programmable Cellular Logic Arrays (1970) (Ph.D. dissertation, Carnegie-Mellon University (Pittsburgh).
Carr et al., MOS/LSI Design and Application, Texas Instruments Electronics Series, McGraw-Hill and Co., 1972, 229-258.
F. Heutink, "Implications of Busing for Cellular Arrays", Computer Design, pp. 95-100, Nov., 1974.
H. Fleisher et al., "An Introduction to Array Logic", IBM Journal of Research and Development, Mar. 1975, pp. 98-109.
K. Horniger, "A High-Speed ESFI SOS Programmable Logic Array with an MNOS Version", IEEE Journal of Solid State Circuits, vol. SC-10, No. 5, Oct. 1975, pp. 331-336.
B. Kitson et al., "Programmable Logic Chip Rivals Gate Arrays in Flexibility", Electronic Design, Dec. 8, 1983, pp. 95-105.
Advanced Micro Devices, "The World's Most Versatile Logic Tool; AmPAL22V10", May 1984.
Monolithic Memories, "Programmable Array Logic; PAL 20RA10", Jun. 1984.
The Programmable Gate Array Data Book, Xilinx, Inc., San Jose, Calif., 1988.
A. Haines, "Field-Programmable Gate Array with Non-Volatile Configuration", Microprocessors and Microsystems, vol. 13, No. 5, Jun. 1989, pp. 305-312.
K. A. El-Ayat et al., "A CMOS Electrically Configurable Gate Array", IEEE Journal of Solid State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
F. Furtek et al., "Labyrinth: A Homogeneous Computational Medium", Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.1.1-31.1.4.
H-C. Hsieh et al., "Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays", Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.2.1-31.2.7.
M. Ahrens et al., "An FPGA Family Optimized for High Densities and Reduced Routing Delay", Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.5.1-31.5.4.
The Programmable Gate Array Data Book, Xilinx, Inc., San Jose, California, 1991, pp. 1-3 through 1-5, pp. 2-1 through 2-13, and 2-61 through 2-69.
AT&T ORCA Series Field-Programmable Gate Arrays, "Advance Product Information".

Affiliated with

Also associated with

Rating

Programmable logic device having multiplexers and demultiplexers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device having multiplexers and demultiplexers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device having multiplexers and demultiplexers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-216922