Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-02-15
2011-02-15
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07890910
ABSTRACT:
A programmable logic device architecture having logic elements with dedicated hardware to configure the look up tables of the logic element to either perform logic functions or to operate as a register for pipelining or other purposes. The programmable logic device includes a general interconnect and a plurality of logic array blocks interconnected by the general interconnect. Each of the plurality of logic blocks further includes one or more logic elements. The logic elements each include a first look up table, a second look up table, and dedicated hardware within the logic element to configure the first look table and the second look up table as a register without having to use the general interconnect. In one embodiment, the dedicated hardware includes a plurality of dedicated interconnects within the logic element to configure the two look up tables as a pair of cross coupled muxes or latches when configured as a register.
REFERENCES:
patent: 5757207 (1998-05-01), Lytle et al.
patent: 5977792 (1999-11-01), Mehendale
patent: 6130552 (2000-10-01), Jefferson et al.
patent: 6691267 (2004-02-01), Nguyen
patent: 7205790 (2007-04-01), Young
patent: 7215138 (2007-05-01), Kondapalli et al.
patent: 7477072 (2009-01-01), Kao et al.
patent: 2007/0241782 (2007-10-01), Teig et al.
“The Stratix II Architecture, Functional Description, pp. 2-1 through 2-104, from the Altera Corporation Stratix II Device Handbook”, vol. I, May 2005 or the Stratix Architecture, Version 3.3, Jul. 2005.
Hwang et al., U.S. Appl. No. 10/745,913 entitled, “Technology Mapping Technique for Fracturable Logic Elements”, filed Dec. 23, 2003.
Virtex-4 Family Overview by Xilinx Corporation, DS112 (v1.3), Mar. 26, 2005.
Office Action dated Jun. 9, 2008 from U.S. Appl. No. 11/486,164.
Office Action dated Nov. 26, 2007 from U.S. Appl. No. 11/486,164.
Office Action dated Sep. 18, 2008 from U.S. Appl. No. 11/486,164.
Notice of Allowance dated Dec. 8, 2009 from U.S. Appl. No. 11/486,164.
Office Action dated Apr. 2, 2009 from U.S. Appl. No. 11/486,164.
Notice of Allowance dated Aug. 25, 2009 from U.S. Appl. No. 11/486,164.
Baeckler Gregg William
Djahani Pouyan
Hutton Michael D.
Wysocki Chris
Yuan Jinyong
Altera Corporation
Do Thuan
Weaver Austin Villeneuve & Sampson LLP
LandOfFree
Programmable logic device having logic elements with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device having logic elements with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device having logic elements with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2630638