Programmable logic device having complex logic blocks with...

Details Programmable logic device having complex logic blocks with... Programmable logic device having complex logic blocks with...

2008-07-01

2008-07-01

Le, Don P (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000

Reexamination Certificate

active

11751392

ABSTRACT:
A CLB-based PLD with logic cells having improved logic, register, arithmetic, logic packing and timing functions and capabilities is disclosed. The CLBs of the PLD are arranged in rows and columns of an array and are interconnect by a plurality of interconnect lines. Each of the plurality of CLBs has a first slice of logic cells and a second slice of logic cells arranged in a first column and a second column. First and second carry chains are provided between each of the logic cells of each column. At least one of the logic cells includes one or more Look Up Tables for implanting logic functions on a set of inputs provided to the one logic cell and an arithmetic logic circuit configured to receive a carry-in signal and to generate a carry-out signal forming part of the first carry chain. In one embodiment, the logic cell further includes a first output register and a second output register and the set of outputs generated by the logic cell are partitioned among the first output register and the second output register. In another embodiment, an output of one of the registers is provided as an input to one of the Look Up Tables of the cell through a register feedback connection. In yet another embodiment, the set of inputs provided to a first and a second of the Look Up Tables are different, enabling a higher degree of logic efficiency or “packing” by enabling each cell to perform logic functions on two different sets of inputs as opposed to only the same set of inputs. Finally, in another embodiment, the arithmetic logic circuit is capable of generating two SUM output signals.

REFERENCES:
patent: 6943580 (2005-09-01), Lewis et al.
patent: 7167022 (2007-01-01), Schleicher et al.
patent: 7185035 (2007-02-01), Lewis
patent: 7268584 (2007-09-01), Cashman et al.
patent: 7274214 (2007-09-01), Young
patent: 2007/0063732 (2007-03-01), Kaptanoglu et al.
Baeckler et al., “Logic Cell Supporting Addition of Three Binary Words,” U.S. Appl. No. 10/718,968, filed Nov. 21, 2003.
Hutton et al., “Method and Apparatus for Implementing Additional Registers in Field Programmable Gate Arrays to Reduce Design Size,” U.S. Appl. No. 11/328,407, filed Jan. 9, 2006.
Schleicher et al., “Omnibus Logic Element,” U.S. Appl. No. 11/607,171, filed Dec. 1, 2006.
Virtex-5 User Guide, UG190 (v3.0) Feb. 2, 2007, downloaded from www. xilinx.com.

Affiliated with

Also associated with

Rating

Programmable logic device having complex logic blocks with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device having complex logic blocks with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device having complex logic blocks with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3924375