Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-12
2006-09-12
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07107566
ABSTRACT:
Power consumption on programmable logic devices can be minimized by taking account of gate leakage effects. A logic design system may analyze a logic design to determine which signals are most often high and which signals are low. A logic designer may also provide information on signals to the logic design system. The logic design system may include a gate leakage optimizer and other computer-aided design tools to produce configuration data for programmable logic devices. The programmable logic device may have logic gates formed from stacks of transistors. The configuration data may be used to configure the programmable logic devices so that signals that are usually high are routed to transistors that are high in the stacks, thereby reducing gate leakage and power consumption while maintaining satisfactory performance for the device.
REFERENCES:
patent: 5508939 (1996-04-01), Kim et al.
patent: 5576636 (1996-11-01), Baucom
patent: 5694055 (1997-12-01), Shimanek
patent: 5712790 (1998-01-01), Ditlow et al.
patent: 5949689 (1999-09-01), Olson et al.
patent: 6038386 (2000-03-01), Jain
patent: 6075932 (2000-06-01), Khouja et al.
patent: 6195630 (2001-02-01), Mauskar et al.
patent: 6230303 (2001-05-01), Dave
patent: 6289488 (2001-09-01), Dave et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6345379 (2002-02-01), Khouja et al.
patent: 6480815 (2002-11-01), Olson et al.
patent: 6562638 (2003-05-01), Balasinski et al.
patent: 6681376 (2004-01-01), Balasinski et al.
patent: 6768338 (2004-07-01), Young et al.
patent: 6777978 (2004-08-01), Hart et al.
patent: 6868014 (2005-03-01), Melik-Martirosian et al.
patent: 6871172 (2005-03-01), Sanders
patent: 6993737 (2006-01-01), Anderson et al.
patent: 2003/0208733 (2003-11-01), Sokolov
patent: 2004/0025135 (2004-02-01), Hart et al.
patent: 2004/0216074 (2004-10-01), Hart et al.
patent: 2004/0250231 (2004-12-01), Killian et al.
patent: 2005/0071800 (2005-03-01), Liu
patent: 2005/0091629 (2005-04-01), Eisenstadt et al.
patent: 2005/0097496 (2005-05-01), Koike et al.
patent: 2005/0198606 (2005-09-01), Gupta et al.
patent: 2006/0095872 (2006-05-01), McElvain et al.
patent: 416903 (1991-03-01), None
patent: 667679 (1995-08-01), None
NN8803247, “Power Reduction Method for Static CMOS Programmable Logic Arrays (Plas)”, IBM Technical Disclosure Bulletin, vol. 30, No. 10, Mar. 1988, pp. 247-248 (pages ).
NN940169, “Asymmetric Transition Dual-Rail Signalling”, IBM Technical Disclosure Bulletin, vol. 37, No. 1, Jan. 1994, pp. 69-84 (pages).
NN9603163, “Programmable Logic Array Worst Case Negative-OR Procedure”, IBM Technical Disclosure Bulletin, vol. 39, No. 3, Mar. 1996, pp. 163-164 (pages).
Landers et al., “A Multiplexer-Based Architecture for High-Density, Low-Power Gate Arrays”, IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 392-396.
Roy, “Power-Dissipation Driven FPGA Place and Route Under Timing Constraints”, IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, vol. 46, No. 5, May 1999, pp. 634-637.
Rahman et al., “Wiring Requirement and Three-Dimensional Integration Technology for Field Programmable Gate Arrays”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, No. 1, Feb. 2003, pp. 44-54.
Goda et al., “SiGe HBT BiCMOS FPGAs for fast reconfigurable computing”, IEE Proceddings of Computers and Digital Techniques, vol. 147, No. 3, May 2000, pp. 189-194.
Marik et al., “Energy-aware logic synthesis and technology mapping for MUX-based FPGAs”, Proceedings of 17th International Conference on VLSI Design, Jan. 20004, pp. 73-78.
Tseng et al., “A power driven two-level logic optimizer”, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, Jan. 28, 1997, pp. 28-31.
Shang et al., “High-level power modeling of CPLDs and FPGAs”, 2001 International Conference on Computer Design, Sep. 23, 2001, pp. 46-51.
Anderson et al., “Power-aware technology mapping for LUT-based FPGAs”, 2002 IEEE International Conference on Field-Programmable Technology, Dec. 16, 2002, pp. 211-218.
Tuan et al., “Leakage Power Analysis of a 90nm FPGA”, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, Sep. 21, 2003, pp. 57-60.
Calhoun et al., “Design Methodology for fine-grained leakage control in MTCMOS”, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, Aug. 25, 2003, pp. 104-109.
Rafik S. Guindi et al., “Design Techniques for Gate-Leakage Reduction in CMOS Circuits,” 2003 IEEE pp. 61-65, Mar. 24, 2003.
Vijaykrishnan Narayanan, “Managing Leakage: From Circuits to Software” http://www.cse.psu.edu/˜mdl, Comp. Architecture Seminar, UT Austin Feb. 18, 2002, pp. 1-68.
“Part II Leakage Reduction Techniques”, ICCAD 2002 Tutorial; pp. 1-50.
Afshin Abdollahi et al., “Runtime Mechanisms for Leakage Current Reduction in CMOS VSLI Circuits”, ISLPED' 02, Aug. 12-14, 2002, pp. 1-6.
James Kao et al. “Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology,” DAC 97, Anaheim, CA (c) 1997, pp. 1-6.
Mohab Anis et al., “Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique” (undated), pp. 1-27.
B. Nikolic, “Advanced Digital Circuits” EE241 Lecture Notes, Spring 2002, pp. 1-16.
Fei Li et al. “Maximum Current Estimation Considering Power Gating” http://eda.ece.wisc.edu (undated), pp. 1-16, University of Wisconsin-Madison.
Altera Corporation
Kik Phallaka
Treyz G. Victor
LandOfFree
Programmable logic device design tools with gate leakage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device design tools with gate leakage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device design tools with gate leakage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3548355