Programmable logic device circuitry for improving multiplier spe

Details Programmable logic device circuitry for improving multiplier spe Programmable logic device circuitry for improving multiplier spe

1998-06-09

2000-05-30

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

326 37, H03K 19173

Patent

active

060694874

ABSTRACT:
In order to facilitate the performance of multiplications in programmable logic devices, individual logic modules of such devices are constructed so that one logic module can perform (at least) both one place of binary multiplication and one place of full binary addition. This makes it possible to reduce the number of logic modules that are required to perform a multiplication. It also reduces the number of inter-module connections employed in a multiplication, thereby tending to decrease the time required to perform a multiplication.

REFERENCES:
patent: 5396127 (1995-03-01), Chan et al.
patent: 5570039 (1996-10-01), Oswald et al.
patent: 5859542 (1999-01-01), Pedersen
"Implementing Multipliers with Actel FPGAs", Application Note, pp. 4-73 through 4-80, Actel Corporation Apr. 1996.
"Multipliers in ORCA OR2CxxA/OR2TxxA FPGAs", Microelectronics Application Note, pp. 1-8, Lucent Technologies Inc., May 1996.
"Implementing and Optimizing Multipliers in ORCA FPGAs", Microelectronics Group Application Note, pp. 1-12, Lucent Technologies Inc., Feb. 1997.

Affiliated with

Also associated with

Rating

Programmable logic device circuitry for improving multiplier spe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device circuitry for improving multiplier spe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device circuitry for improving multiplier spe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1912898