Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-04-12
2005-04-12
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S047000
Reexamination Certificate
active
06879183
ABSTRACT:
A programmable logic device has a plurality of super-regions of programmable circuitry disposed on the device in a two-dimensional array of such super-regions. Each super-region includes a plurality of regions of programmable logic and a region of programmable memory. Each logic region includes a plurality of subregions of programmable logic. Each super-region has associated interconnection resources for allowing communication between the logic and memory regions of that super-region without the need to use, for such relatively local interconnections, the longer-length inter-super-region interconnection resources that are also provided on the device.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5023606 (1991-06-01), Kaplinsky
patent: 5073729 (1991-12-01), Greene et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5218240 (1993-06-01), Camarota et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5225719 (1993-07-01), Agrawal et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5255203 (1993-10-01), Agrawal et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5338984 (1994-08-01), Sutherland
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
patent: 5381058 (1995-01-01), Britton et al.
patent: 5448186 (1995-09-01), Kawata
patent: 5455525 (1995-10-01), Ho et al.
patent: 5467029 (1995-11-01), Taffe et al.
patent: 5469003 (1995-11-01), Kean
patent: 5483178 (1996-01-01), Costello et al.
patent: 5509128 (1996-04-01), Chan
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5565793 (1996-10-01), Pedersen
patent: 5631576 (1997-05-01), Lee et al.
patent: 5670895 (1997-09-01), Kazarian et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5705939 (1998-01-01), McClintock et al.
patent: 5764080 (1998-06-01), Huang et al.
patent: 5796269 (1998-08-01), New
patent: 5872463 (1999-02-01), Pedersen
patent: 5909126 (1999-06-01), Cliff et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5999015 (1999-12-01), Cliff et al.
patent: 6020759 (2000-02-01), Heile
patent: 6072332 (2000-06-01), Pedersen
patent: 6091263 (2000-07-01), New et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 454352 (1991-10-01), None
patent: 461798 (1991-12-01), None
patent: 463746 (1992-01-01), None
patent: 630115 (1994-12-01), None
patent: 746105 (1996-12-01), None
patent: 2283602 (1995-05-01), None
patent: 2300950 (1996-11-01), None
patent: 2305759 (1997-04-01), None
patent: WO9410754 (1994-05-01), None
patent: WO 9504404 (1995-02-01), None
patent: WO 9522205 (1995-08-01), None
patent: WO 9530952 (1995-11-01), None
R. C. Minnick, “A Survey of Microcellular Research,” Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1997.
S. E. Wahlstrom, “Programable Logic Arrays—Cheaper by the Millions,” Electronics, Dec. 11, 1967, pp. 90-95.
Recent Developments in Switching Theory, A. Mukhopadhyay, ed., Academic Press, New York, 1971, chapters VI and IX, pp. 229-254 and 369-422.
The Programmable Gate Array Data Book, 1988, Xilinx, Inc., San Jose, CA.
El Gamal et al., “An Architecture for Electrically Configurable Gate Arrays,” IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.
El-Ayat et al., “A CMOS Electrically Configurable Gate Array,” IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
ACT Family Field Programmable Gate Array Databook, Apr. 1992, Actel Corporation, Sunnyvale, CA, pp. 1-35 through 1-44.
The Programmable Logic Data Book, 1994, Xilinx, Inc., San Jose CA, pp. 2-7, 2-12, and 2-13.
“XC5000 Logic Cell Array Family, Technical Data, Advance Information,” Xilinx, Inc., Feb. 1995.
Bursky, D., “Variable-Grain Architecture Pumps Up FPGA Performance,” Electronic Design, vol. 46, No. 4, Feb. 23, 1998, pp. 102, 104, and 106.
Cliff Richard G.
Jefferson David E.
Lane Christopher F.
Lee Andy L.
McClintock Cameron
Aldridge Jeffrey C.
Altera Corporation
Cho James H.
Fish and Neave
Jackson Robert R.
LandOfFree
Programmable logic device architectures with super-regions... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device architectures with super-regions..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device architectures with super-regions... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3368078