Programmable logic device architectures with super-regions...

Electronic digital logic circuitry – Multifunctional or programmable – Array

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S040000

Reexamination Certificate

active

06480028

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to programmable logic integrated circuit devices, and more particularly to the organization of various types of resources (e.g., logic, memory, and interconnection conductors) on such devices.
It is known to provide programmable logic integrated circuit devices with blocks of programmable logic, blocks of memory (e.g., random access memory (“RAM”) or read-only memory (“ROM”)) that are accessible to the user, and programmable interconnection conductor resources for selectively conveying signals to, from, and between the logic and memory blocks (see, for example, Cliff et al. U.S. Pat. No. 5,550,782 and Cliff et al. U.S. Pat. No. 5,689,195, both of which are hereby incorporated by reference herein in their entireties). The logic blocks are programmable by the user to perform various logic functions desired by the user. The memory blocks may be used by the user to store and subsequently output data or to perform various logic functions desired by the user. The interconnection conductor resources are programmable by the user to make any of a wide range of connections between inputs of the device and inputs of the logic and memory blocks, between outputs of the logic and memory blocks and outputs of the device, and between outputs and inputs of the logic and memory blocks. Although each individual logic module (of which there may be several in each logic block) and memory block is typically able to perform only a relatively small logic or memory task, the interconnection conductor resources allow concatenation of these individual logic and memory tasks so that extremely complex functions can be performed if desired.
Improvements in integrated circuit fabrication technology are making it possible to make programmable logic devices with very large amounts of logic, memory, and interconnection conductor resources. Increasing the amounts of logic and memory on a programmable logic device has a tendency to call for more than a proportional increase in the amount of interconnection conductor resources provided. This is so because, at least in theory, it is desirable to be able to connect any inputs and outputs on the device to one another without other possibly desired connections being blocked or prevented. As the number of logic and memory blocks on the device increases, the number of inputs and outputs increases in approximately linear proportion. But the number of possibly desired connections between inputs and outputs tends to increase in a more exponential fashion. This can lead to excessive amounts of the total resources of the device being devoted to interconnection conductors and associated circuitry.
In view of the foregoing, it is an object of this invention to provide organizations for large programmable logic devices that help to reduce the need for excessive amounts of interconnection conductor resources on those devices.
It is a more particular object of this invention to provide arrangements for the logic and memory blocks on large programmable logic devices which facilitate provision of large amounts of anticipated interconnections on a “local” basis, using relatively short interconnection conductors, so that the amount of more “expensive” longer-length interconnection resources can be reduced, thereby helping to limit the fraction of overall device resources that must be devoted to interconnection resources.
SUMMARY OF THE INVENTION
These and other objects of the invention are accomplished in accordance with the principles of the invention by providing programmable logic devices having a plurality of super-regions (each including programmable logic and memory) disposed on the device in a two-dimensional array of intersecting rows and columns of such super-regions. Each super-region includes a plurality of regions of programmable logic and a region of memory. Each logic region includes a plurality of subregions of programmable logic. Each subregion is programmable to perform any of several relatively elementary logic functions on a plurality of input signals applied to that subregion in order to produce at least one subregion output signal. Each memory region has a plurality of memory inputs via which signals can be applied to the memory (e.g., for use in writing to or reading from the memory). Each memory region also has a plurality of outputs via which signals can be output by the memory.
A first level of interconnection conductor resources is provided within each super-region for communicating between adjacent subregions in that super-region. (In some cases the first level interconnection conductors also allow communication between a subregion and a memory region if such a memory region is adjacent to those first level interconnection resources.) A second level of interconnection conductor resources is provided within each super-region for longer-distance communication within that super-region (e.g., between logic regions and memory regions in the super-region). A third level of interconnection conductor resources is provided on the device for communication to, from, and between the super-regions.
Inclusion of a memory region in each super-region helps reduce the need to use the third level of interconnection conductor resources. For example, each memory region can work with the logic regions of the super-region that includes that memory region by using only the first and second level interconnection conductor resources of that super-region. This is illustrative of the ways in which the programmable logic device organizations (“architectures”) of this invention help reduce or at least hold down overall interconnection resource requirements on large programmable logic devices.
Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.


REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5023606 (1991-06-01), Kaplinsky et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5218240 (1993-06-01), Camarota et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5225719 (1993-07-01), Agrawal et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5255203 (1993-10-01), Agrawal et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5338984 (1994-08-01), Sutherland
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
patent: 5381058 (1995-01-01), Britton et al.
patent: 5448186 (1995-09-01), Kawata
patent: 5455525 (1995-10-01), Ho et al.
patent: 5467029 (1995-11-01), Taffe et al.
patent: 5469003 (1995-11-01), Kean
patent: 5483178 (1996-01-01), Costello et al.
patent: 5509128 (1996-04-01), Chan
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5565793 (1996-10-01), Pedersen
patent: 5631576 (1997-05-01), Lee et al.
patent: 5670895 (1997-09-01), Kazarian et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5705939 (1998-01-01), McClintock et al.
patent: 5764080 (1998-06-01), Huang et al.
patent: 5796269 (1998-08-01), New
patent: 5872463 (1999-02-01), Pedersen
patent: 5909126 (1999-06-01), Cliff et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5999015 (1999-12-01), Cliff et al.
patent: 6020759 (

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programmable logic device architectures with super-regions... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device architectures with super-regions..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device architectures with super-regions... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2945601

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.