Programmable logic device architecture with the ability to...

Details Programmable logic device architecture with the ability to... Programmable logic device architecture with the ability to...

2010-09-16

2011-12-06

Barnie, Rexford N (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S038000, C326S047000

Reexamination Certificate

active

08072238

ABSTRACT:
A high efficiency PLD architecture having logic elements that can be selectively combined to perform higher order logic functions than can be performed alone by a single logic element. The programmable logic device includes a logic block having a first logic element. The first logic element includes a first pair of sub-function generators and is capable of implementing logic functions of a first order. The logic block also includes a second logic element having a second pair of sub-function generators. A programmable sharing circuitry is also included in the logic block. The programmable sharing circuitry selectively couples the first pair of sub-function generators and the second pair of sub-function generators so that the first logic element is capable of performing logic functions of either (i) the first order, or (ii) a second order. The second order is higher than the first order.

REFERENCES:
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6480023 (2002-11-01), Kaviani
patent: 6480025 (2002-11-01), Altaf
patent: 6556042 (2003-04-01), Kaviani
patent: 6798240 (2004-09-01), Pedersen
patent: 6847229 (2005-01-01), New et al.
patent: 7010777 (2006-03-01), Hutton
patent: 7030650 (2006-04-01), Kaptanoglu et al.
patent: 7042248 (2006-05-01), Hutton et al.
patent: 7167021 (2007-01-01), Lewis
patent: 7317330 (2008-01-01), Pedersen
patent: 7330052 (2008-02-01), Kaptanoglu et al.
patent: 7358761 (2008-04-01), Sunkavalli et al.
patent: 7671625 (2010-03-01), Schleicher et al.
patent: 7852114 (2010-12-01), Bertin et al.
Baeckler et al., U.S. Appl. No. 10/622,923 entitled Techniques for mapping to a Shared Lookup Table Mask filed Jul. 17, 2003.
“Cyclone II Device Handbook, vol. 1, Chapter 1, Introduction”, Altera Corporation, Jun. 2006.
“Cyclone II Device Handbook, vol. 1, Chapter 2, Cyclone II Architecture”, Altera Corporation, Jun. 2006.
“Stratix II Device Handbook, vol. 1, Chapter 1, Introduction”, Altera Corporation, Apr. 2006.
“Stratix II Device Handbook, vol. 1, Chapter 2, Stratix II Architecture”, Altera Corporation, Aug. 2006.
“The Virtex Family Overview by Xilinx Corporation”, Mar. 26, 2005.
“Stratix I Device Handbook, vol. 1, Chapter 1, Stratix II Architecture”, Altera Corporation, Jul. 2005.
“Stratix II Device Handbook, vol. 1, Chapter 2, Stratix II Architecture”, Altera Corporation, Jul. 2006.

Affiliated with

Also associated with

Rating

Programmable logic device architecture with the ability to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device architecture with the ability to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device architecture with the ability to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4304547