Programmable logic device

Details Programmable logic device Programmable logic device

2005-03-08

2005-03-08

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S041000, C326S047000

Reexamination Certificate

active

06864710

ABSTRACT:
A programmable logic device comprising one or more horizontal routing channels, one or more vertical routing channels, and a logic element. Each logic element may be configured to connect between one of the horizontal routing channels and one of the vertical routing channels. The logic element may comprise a logic block cluster and a memory block.

REFERENCES:
patent: 4878200 (1989-10-01), Asghar et al.
patent: 5136188 (1992-08-01), Ha et al.
patent: 5144582 (1992-09-01), Steele
patent: 5280202 (1994-01-01), Chan et al.
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5422823 (1995-06-01), Agrawal et al.
patent: 5451887 (1995-09-01), El-Avat et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5521529 (1996-05-01), Agrawal et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5587945 (1996-12-01), Lin et al.
patent: 5646901 (1997-07-01), Sharpe-Geisler et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5781030 (1998-07-01), Agrawal et al.
patent: 5799176 (1998-08-01), Kapusta et al.
patent: 5811987 (1998-09-01), Ashmore, Jr. et al.
patent: 5818254 (1998-10-01), Agrawal et al.
patent: 5848285 (1998-12-01), Kapusta et al.
patent: 5933023 (1999-08-01), Young
patent: 5966027 (1999-10-01), Kapusta et al.
patent: 5977791 (1999-11-01), Veenstra
patent: 6049223 (2000-04-01), Lytle et al.
patent: 6049225 (2000-04-01), Huang et al.
patent: 6058452 (2000-05-01), Rangasayee et al.
patent: 6130552 (2000-10-01), Jefferson et al.
patent: 6134181 (2000-10-01), Landry
patent: 6137308 (2000-10-01), Nayak
patent: 6181163 (2001-01-01), Agrawal et al.
patent: 6191998 (2001-02-01), Reddy et al.
patent: 6201407 (2001-03-01), Kapusta et al.
patent: 6271679 (2001-08-01), McClintock et al.
“Hybrid Product Term and Lut Based Architectures Using Embedded Memory Blocks”, By Frank Heile and Andrew Leaver, pp. 13-16.
“An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Wide-Gating Functions”, By Om Agrawal et al., pp. 17-26.
“A New High Density and Very Low Cost Reprogrammable FPGA Architecture”, By Sinan Kaptanoglu et al., pp. 3-12.
“XC4000E and XC4000X Series Field Programmable Gate Arrays”, XILINX, May 14, 1996 (Version 1.6), pp. 6-5 to 6-72.
“XC4000XLA/XV Field Programmable Gate Arrays”, XILINX, Oct. 18, 1999, pp. 6-157 to 6-170.
“VIRTEX™ 2.5V Field Programmable Gate Arrays”, XILINX, Apr. 2, 2001, pp. 1-20.
“COOLRUNNER® XPLA3 CPLD”, XILINX, Apr. 11, 2001, pp. 1-10.
“Spartan and Spartan-XL Families Field Programmable Gate Arrays”, XILINX, Mar. 2, 2000, pp. 4-1 to 4-66.
“XC9500XV Family High-Performance CPLD”, XILINX, Jan. 15, 2001, pp. 1-18.
“Integrated Product-Term Logic in Apex 20K Devices”, Altera, Apr. 1999, ver. 1.0, pp. 1-12.
“Apex II Programmable Logic Device Family”, Altera, May 2001, ver. 1.1, pp. 1-96.
“Flex 8000 Programmable Logic Device Family”, Altera, Jun. 1999, ver. 10.01, pp. 349-410.
“MAX 7000 Programmable Logic Device Family”, Altera, Mar. 2001, ver. 6.1, pp. 1-62.
“MAX 9000 Programmable Logic Device Family”, Altera, Jul. 1999, ver. 6.01, pp. 1-40.
“FLEX 10K Embedded Programmable Logic Device Family”, Altera, Mar. 2001, ver. 4.1, pp. 1-128.
“Mach 5 CPLD Family—Fifth Generation Mach Architecture”, Lattice Semiconductor Corp., Rev. 1, Sep. 2000, p. 1-47.

Affiliated with

Also associated with

Rating

Programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3448179