Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2005-08-15
2009-10-27
Treat, William M (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S036000, C712S200000
Reexamination Certificate
active
07610475
ABSTRACT:
A processing system with reconfigurable instruction extensions includes a processor, programmable logic, a register file, and a load/store module. The processor executes a computer program comprising a set of computational instructions and at least one instruction extension. The programmable logic receives configuration information to configure the programmable logic for the instruction extension and executes the instruction extension. The register file is coupled to the programmable logic and stores data. The load/store module transfers the data directly between the register file and a system memory.
REFERENCES:
patent: 4635261 (1987-01-01), Anderson et al.
patent: 4766569 (1988-08-01), Turner et al.
patent: 4766659 (1988-08-01), Cronenwett et al.
patent: 4893311 (1990-01-01), Hunter et al.
patent: 5055997 (1991-10-01), Sluijter
patent: 5247689 (1993-09-01), Ewert
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5274782 (1993-12-01), Chalasani
patent: 5293489 (1994-03-01), Furui et al.
patent: 5299317 (1994-03-01), Chen
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5357152 (1994-10-01), Jennings, III et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5414377 (1995-05-01), Freidin
patent: 5426378 (1995-06-01), Ong
patent: 5436574 (1995-07-01), Veenstra
patent: 5471628 (1995-11-01), Phillips
patent: 5488612 (1996-01-01), Heybruck
patent: 5517627 (1996-05-01), Petersen
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5619665 (1997-04-01), Emma
patent: 5636224 (1997-06-01), Voith et al.
patent: 5652875 (1997-07-01), Taylor
patent: 5682493 (1997-10-01), Yung et al.
patent: 5684980 (1997-11-01), Casselman
patent: 5696956 (1997-12-01), Razdan et al.
patent: 5726584 (1998-03-01), Freidin
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5784636 (1998-07-01), Rupp
patent: 5794062 (1998-08-01), Baxter
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5822588 (1998-10-01), Sterling et al.
patent: 5828835 (1998-10-01), Isfeld
patent: 5847578 (1998-12-01), Noakes et al.
patent: 5850564 (1998-12-01), Ting
patent: 5920202 (1999-07-01), Young et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 5943150 (1999-08-01), Deri
patent: 5956518 (1999-09-01), DeHon et al.
patent: 5963050 (1999-10-01), Young et al.
patent: 5977793 (1999-11-01), Reddy et al.
patent: 5982195 (1999-11-01), Cliff et al.
patent: 5986465 (1999-11-01), Mendel
patent: 5999734 (1999-12-01), Willis et al.
patent: 6026478 (2000-02-01), Dowling
patent: 6092174 (2000-07-01), Roussakov
patent: 6167502 (2000-12-01), Pechanek
patent: 6219628 (2001-04-01), Kodosky et al.
patent: 6237079 (2001-05-01), Stoney
patent: 6292388 (2001-09-01), Camarota
patent: 6343337 (2002-01-01), Dubey
patent: 6353841 (2002-03-01), Marshall et al.
patent: 6374403 (2002-04-01), Darte
patent: 6415424 (2002-07-01), Arimilli et al.
patent: 6418045 (2002-07-01), Camarota
patent: 6426648 (2002-07-01), Rupp
patent: 6467009 (2002-10-01), Winegarden
patent: 6505241 (2003-01-01), Pitts
patent: 6557092 (2003-04-01), Callen
patent: 6622233 (2003-09-01), Gilson
patent: 6633181 (2003-10-01), Rupp
patent: 6698015 (2004-02-01), Moberg et al.
patent: 6721866 (2004-04-01), Roussel
patent: 6721884 (2004-04-01), De Oliveira Kastrup Pereira et al.
patent: 6732354 (2004-05-01), Ebeling et al.
patent: 6744274 (2004-06-01), Arnold et al.
patent: 6795900 (2004-09-01), Miller et al.
patent: 6799236 (2004-09-01), Dice et al.
patent: 6817013 (2004-11-01), Tabata et al.
patent: 6831690 (2004-12-01), John
patent: 6857110 (2005-02-01), Rupp et al.
patent: 6874110 (2005-03-01), Camarota
patent: 6883084 (2005-04-01), Donohoe
patent: 6954845 (2005-10-01), Arnold et al.
patent: 6968544 (2005-11-01), Schneider
patent: 6986127 (2006-01-01), Newlin
patent: 6996709 (2006-02-01), Arnold
patent: 7000211 (2006-02-01), Arnold
patent: 7062520 (2006-06-01), Rupp
patent: 7086047 (2006-08-01), Edwards
patent: 7178062 (2007-02-01), Dice
patent: 7254142 (2007-08-01), Hagsand
patent: 7269616 (2007-09-01), Rupp
patent: 7350054 (2008-03-01), Furuta
patent: 7373642 (2008-05-01), Williams
patent: 7412684 (2008-08-01), Gutberlet
patent: 2001/0049816 (2001-12-01), Rupp
patent: 2003/0046513 (2003-03-01), Furuta
patent: 2003/0097546 (2003-05-01), Taylor
patent: 2003/0108119 (2003-06-01), Mohebbi et al.
patent: 2003/0196058 (2003-10-01), Ramagopal et al.
patent: 2004/0019765 (2004-01-01), Klein, Jr.
patent: 2004/0193852 (2004-09-01), Johnson
patent: 2004/0208602 (2004-10-01), Plante
patent: 2005/0166038 (2005-07-01), Wang et al.
patent: 0 507 507 (1992-10-01), None
patent: 0507507 (1992-10-01), None
patent: 0 668 659 (1995-08-01), None
patent: 0668659 (1995-08-01), None
patent: 1 443 417 (2004-08-01), None
patent: 1443417 (2004-08-01), None
patent: 152355 (2002-07-01), None
patent: 152994 (2002-07-01), None
patent: 168210 (2003-04-01), None
Hauck et al., “The Chimaera Reconfigurable Functional Unit”, Proceedings of the 5th Annual Symposium on FPGAs for Custom Computing Machines, Apr. 16-18, 1997, IEEE, pp. 87-96.
Lu et al., “The MorphoSys Dynamically Reconfigurable System-On-Chip”, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, IEEE, Jul. 19-22, 1999, pp. 152-160.
U.S. Appl. No. 10/630,542, Albert Wang, Defining Instruction Extensions in a Standard Programming Language, filed Jul. 29, 2003.
U.S. Appl. No. 10/404,706, Scott D. Johnson, Extension Adapter, filed Mar. 31, 2003.
U.S. Appl. No. 11/099,280, Jeffrey Mark Arnold, Video Processing System with Reconfigurable Instructions, filed Apr. 4, 2005.
Ye et al., “CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit”, Proceedings of the 27th International Symposium on Computer Architecture, IEEE, Jun. 10-14, 2000, pp. 225-235.
“MIPS Extension for Digital Media with 3D,” MIPS Technologies, Inc., Dec. 27, 1996.
Borgatti, M. et al., “A Reconfigurable System Featureing Dynamically Extensible Embedded Microprocessor, FPGA and Customisable I/O,” IEEE 2002 Custom Integrated Circuits Conference, 2002, pp. 1-4.
Razdan, R. et al., “A High-Performance Microarchitecture with Hardware-Programmable Functional Units,” Proc. of Micro-27, Nov. 1994.
Bechade, R. A. et al., “Programmable Arithmetic/Logic Circuits,” IBM Technical Disclosure Bulletin, U.S. IBM Corp., New York, vol. 3, No. 11, Apr. 1981, pp. 4870-4873, XP-000713711.
Beeck et al., “CRISP: A Template for Reconfigurable Instruction Set Processors,” FPL 2001, LNCS 2147, pp. 296-305, Springer-Verlag Berlin Heidelberg, 2001.
Bechade et al., “Programmable Arithmetic/Logic Circuits,” IBM Technical Disclosure Bulletin, U.S. IBM Corp., New York, vol. 3, No. 11, Apr. 1981, pp. 4870-4873, XP-000713711.
DeHon, Andre, “Transit Note #118 Notes on Coupling Processors with Reconfigurable Logic,” M.I.T. Transit Project, Last Updated Mar. 21, 1995.
Tanenbaum, Andrew S., “Modern Operating Systems,” 2001, 2nd edition, Prentice Hall, New Jersey, p. 31.
Hennessy, John L. and David A. Patterson, “Computer Organization and Design: The Hardware/Software Interface,” 1998, 2nd edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, p. 345.
Lee, K.C., “A Virtual Bus Architecture for Dynamic Parallel Processing,” Feb. 1993, IEEE Transactions on Parallel and Undistributed Systems, vol. 4, No. 2, pp. 121-130.
Goldblatt, Kim, “The Low-Cost, Efficient Serial Configuration of Spartan FPGAs,” Nov. 13, 1998, XAPP098 (Version 1.0), Xilinx.
Scott, Steven L. and Gregory M. Thorson, “The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus,” Aug. 15-16, 1996, Hot Interconnects IV, Stanford University.
Golestani, S. Jamaloddin, “A Sto-and-Go Queuing Framework for Congestion Management,” 1990, Proc. of the ACM Symposium on Communications Architectures & Protocols, ACM Press, New York, NY, pp. 8-18.
Dally, William
Arnold Jeffrey Mark
Banta Gareld Howard
Johnson Scott Daniel
Wang Albert R.
Carr & Ferrell LLP
Stretch, Inc.
Treat William M
LandOfFree
Programmable logic configuration for instruction extensions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic configuration for instruction extensions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic configuration for instruction extensions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4063599