Programmable logic circuit w/neuron MOS transistors

Details Programmable logic circuit w/neuron MOS transistors Programmable logic circuit w/neuron MOS transistors

1995-02-21

1996-07-23

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, 326 45, H03K 19173

Patent

active

055393292

ABSTRACT:
A semiconductor integrated circuit adaptable to any logic circuits using a common mask with the exception of a mask of metallic wirings so as to drastically improve performance of custom LSIs. The semiconductor integrated circuit comprises a logic circuit having a plurality of input terminals and at least one output terminal. The logic circuit includes a plurality of circuit blocks of the same circuit construction. Each of the circuit blocks has at least two stages of inverter formed by MOS semiconductor devices and at least one layer of a wiring pattern having a different pattern. The output signal of each block is defined by a predetermined function of an input signal.

REFERENCES:
patent: 4644187 (1987-02-01), Haji
patent: 4870302 (1989-09-01), Freeman
patent: 4961002 (1990-10-01), Tam
patent: 5021693 (1991-06-01), Shima
patent: 5053993 (1991-10-01), Miura
patent: 5258657 (1993-11-01), Shibata
patent: 5341041 (1994-08-01), El Gamal
patent: 5367208 (1994-11-01), El Gamal

Affiliated with

Also associated with

Rating

Programmable logic circuit w/neuron MOS transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic circuit w/neuron MOS transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic circuit w/neuron MOS transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-715602