Programmable logic cell

Details Programmable logic cell Programmable logic cell

1996-09-09

1998-05-05

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H03K 19177

Patent

active

057480095

ABSTRACT:
A programmable logic cell has four logic gates, two of which are configurable. The two configurable logic gates are positioned near the logic cell inputs. Each configurable logic gate has two inputs, each input being connected to one of the four logic cell inputs. The remaining two logic gates receive the outputs of the configurable logic gates. Four independent logic cell input nodes are provided, each having associated therewith a programmable input multiplexer. Each input multiplexer can have inputs connected to at least two types of interconnect conductors. The cell also has two output paths, each having associated therewith an independently-controlled output multiplexer. The output of each output multiplexer is connected to an input of the other output multiplexer. Additional features include a multiplexer having inputs connected to two cell input nodes, a select input connected to a third logic cell input node, and an output connected to a cell output node; a system low-skew data (e.g., clock) input available to at least one of the input multiplexers; a flip-flop connected within the logic cell; and internal cell feedback. The preferred method of programming utilizes user-programmed SRAM memory cells.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3691401 (1972-09-01), Forlani et al.
patent: 4558236 (1985-12-01), Burrows
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4963770 (1990-10-01), Keida
patent: 4999687 (1991-03-01), Luryi et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5019736 (1991-05-01), Furtek
patent: 5028821 (1991-07-01), Kaplinsky
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5155389 (1992-10-01), Furtek
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5189320 (1993-02-01), Gongwer
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5245227 (1993-09-01), Furtek et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5302866 (1994-04-01), Chiang et al.
patent: 5309045 (1994-05-01), Saeki et al.
patent: 5317698 (1994-05-01), Chan
patent: 5319254 (1994-06-01), Goetting
patent: 5323069 (1994-06-01), Smith, Jr.
patent: 5327023 (1994-07-01), Kawana et al.
patent: 5331226 (1994-07-01), Goetting
patent: 5338983 (1994-08-01), Agarwala
patent: 5341044 (1994-08-01), Ahanin et al.
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5399922 (1995-03-01), Kiani et al.
Oakland, S.F., "CMOS Selectable NAND-NOR Circuit," IBM Technical Disclosure Bulletin, vol. 33, No. 3B, Aug. 1990, 385-387.
Trevilyan, L., "An Experiment in Technology Mapping for FPGAs Using a Fixed Library," IWLS '93 Workshop Notes, P9c-1-P9c-6.
Atmel Corporation, "Field Programmable Gate Arrays AT6000 Series," San Jose, Copyright 1993; pp. 1-16.
Atmel Corporation, "Application Note At6000 Series Configuration;," Revision 1B, San Jose, May 1993, 1-16.

Affiliated with

Also associated with

Rating

Programmable logic cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-58209