Programmable logic block of FPGA using phase-change memory...

Electronic digital logic circuitry – Multifunctional or programmable

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S038000, C326S040000, C326S104000

Reexamination Certificate

active

07911227

ABSTRACT:
Provided is a programmable logic block of a field-programmable gate array (FPGA). The programmable logic block includes a pull-up access transistor connected to a power source, an up-phase-change memory device connected to the pull-up access transistor, a down-phase-change memory device connected to the up-phase-change memory device, an output terminal between the up-phase-change memory device and the down-phase-change memory device, and a pull-down access transistor connected to the down-phase-change memory device and a ground. The resistance values of the up-phase-change memory device and the down-phase-change memory device are individually programmed.

REFERENCES:
patent: 2006/0028247 (2006-02-01), Hara et al.
patent: 2006/0092691 (2006-05-01), Shiimoto et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programmable logic block of FPGA using phase-change memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic block of FPGA using phase-change memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic block of FPGA using phase-change memory... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2734701

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.