Programmable logic array with improved interconnect structure

Details Programmable logic array with improved interconnect structure Programmable logic array with improved interconnect structure

1997-03-20

1998-12-08

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, H03K 19177

Patent

active

058475796

ABSTRACT:
A programmable logic array improves connectivity and more efficiently routes signals between logic blocks by allowing programmable connections between each logic block and the horizontal interconnect lines above and below the logic block. Thus, more efficient signal transfer is achieved, particularly when connectivity is required between logic blocks in adjacent rows. The logic array decreases transmission delay and frees up bandwidth on vertical interconnect lines, thereby optimizing the use of routing resources.

REFERENCES:
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5371422 (1994-12-01), Patel et al.
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5565793 (1996-10-01), Pedersen
patent: 5705939 (1998-01-01), McClintock et al.
Xilinx, Inc., "Programmable Logic Data Book" 1996, pp. 4-32 to 4-40 No Month.

Affiliated with

Also associated with

Rating

Programmable logic array with improved interconnect structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic array with improved interconnect structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array with improved interconnect structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-181766