Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1995-02-21
1996-09-24
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, H03K 19177, H03K 19173
Patent
active
055594492
ABSTRACT:
The PLA, which implements a state machine of a nonvolatile memory, presents a dynamic NAND-NOT-NOR configuration, and the timing signals for correct reading of the PLA are generated by a clock generator which generates a monostable succession of read enabling signals on receiving a predetermined switching edge of an external clock signal. The clock generator enables evaluation of the AND and OR planes of the PLA and subsequently storage of the results through sections duplicating the propagation delays of the signals in the corresponding parts of the PLA. Reading is terminated as soon as completion of the storage step is indicated, so that reading of the PLA lasts only as long as strictly necessary, thus preventing erroneous switching while at the same time ensuring correct reading of the PLA.
REFERENCES:
patent: 4488229 (1984-12-01), Harrison
patent: 4661922 (1987-04-01), Thierbach
patent: 4700088 (1987-10-01), Tubbs
patent: 4740721 (1988-04-01), Chung et al.
patent: 4760290 (1988-07-01), Martinez
patent: 4769562 (1988-09-01), Ghisio
patent: 5136186 (1992-08-01), Trinh et al.
patent: 5221867 (1993-06-01), Mitra et al.
Lin, "A 4.mu.m NMOS NAND Structure PLA," IEEE J. of Solid-State Circuits 16(2): 103-107, 1981.
Linz, "A Low-Power PLA for a Signal Processor, " IEEE J. of Solid-State Circuits 26 (2): 107-115, 1991.
Padoan Silvia
Pascucci Luigi
Carlson David V.
Roseen Richard
SGS--Thomson Microelectronics S.r.l.
Westin Edward P.
LandOfFree
Programmable logic array structure for semiconductor nonvolatile does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic array structure for semiconductor nonvolatile, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array structure for semiconductor nonvolatile will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1931332