Programmable logic architecture incorporating a content addressa

Details Programmable logic architecture incorporating a content addressa Programmable logic architecture incorporating a content addressa

1998-10-06

2000-12-12

Tokar, Michael

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 40, 326 41, 326 39, 326 38, 326 37, H01L 2500, G06F 738

Patent

active

061604194

ABSTRACT:
The invention relates to an integrated circuit that can be configured to operate as a content addressable memory. The integrated circuit includes a first functional block that stores at least one keyword dataword which is associated with a group of associated data words. The integrated circuit also includes a second functional block that stores the group of associated datawords. The second functional block is connected to the first functional block in such a way that if a request dataword received at the first functional block matches at least one keyword dataword stored therein, then an associated result dataword included in the group of associated data words stored in the second functional block is output by the second functional block. Typically, the integrated circuit chip is a complex programmable logic device architecture (CPLD).

REFERENCES:
patent: 3849638 (1974-11-01), Greer
patent: 4740917 (1988-04-01), Denis et al.
patent: 4876466 (1989-10-01), Kondou et al.
patent: 5099150 (1992-03-01), Steele
patent: 5270587 (1993-12-01), Zagar
patent: 5383146 (1995-01-01), Threewitt
patent: 5408434 (1995-04-01), Stansfield
patent: 5473267 (1995-12-01), Stansfield
patent: 5532957 (1996-07-01), Malhi
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5557218 (1996-09-01), Jang
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5559747 (1996-09-01), Kasamizugami et al.
patent: 5809281 (1998-09-01), Steele et al.
patent: 5821776 (1998-10-01), McGowam
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5838165 (1998-11-01), Chatter
patent: 5838167 (1998-11-01), Erickson et al.
patent: 5894565 (1999-04-01), Furtek et al.
Stansfield, Anthony and Page, Ian. "The Design of a New FPGA Architecture", FPL, 1995.
Brown et al., "FPGA and CPLD Architectures: A Tutorial", vol. 13, No. 2, pp. 42-57, Jun. 1, 1996, IEEE Design and Test of Computers.
Reddy et al., "A High Density Embedded Array Programmable Logic Architecture", May 5-8, 1996, Proceedings of the IEEE 1996 Custom Integrated Circuits Conference, San Diego.
"Embedded Memory Enhances Programmable Logic for Complex, Compact Designs", Nov. 7, 1996, vol. 41, No. 23, EDN Electrical Design News.
Barre, "Using FPLA's: Evaluating the applications of a powerful component which can show itself to be very economical", Electronique et applications Industrielles, Apr. 1, 1978.
Kaviani et al., "Hybrid FPGA Architecture", Proceedings 4.sup.th International Symposium on FPGA's (FPGA 96), Feb. 1996.
Press release, "Altera Enables System-Level Integration With Rafael Family of Embedded PLDs", Aug. 31, 1998, hht;://www.altera.com/html
ew/pressrel/pr.sub.-- rafael2.html.
Press release, "Altera Unveils New Name for Rafael: Advanced Programmable Embedded Matrix (APEX)", Aug. 31, 1998, http://www.altera.com/html
ew/pressrel/pr.sub.-- apex1.html.
Datasheet, "Apex 20K Device Family: Breakthrough MultiCore Architecture", http://www.alters.com/html/products/apex2.html.
Datasheet, "Apex 20K Device Family: The Embedded PLD Family for System-Level Integration", http://www.altera.com/html/products/apex.html.
Bursky, Dave, "Combination RAM/PLD Opens New Application Options", Electronic Design, pp. 138-140, May 23, 1991.
Intel Corporation "10 ns FLEXlogic FPGA With SRAM Option", INTEL.RTM..sup., iFX780, pp. 2-24-2-46, Nov. 1993.
NGAI, Tony Kai-Kit, "An SRAM-Programmable Field-Reconfigurable Memory",Department of Electrical Engineering, Universersity of Toronto, Thesis for Master of Applied Science, 1994.
Altera corporation "APEX 20k Programmable Logic Device Family", ALTERA.RTM. Oct. 1998, ver. 1.

Affiliated with

Also associated with

Rating

Programmable logic architecture incorporating a content addressa does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic architecture incorporating a content addressa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic architecture incorporating a content addressa will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-221465