Programmable inverter circuit used in a programmable logic cell

Details Programmable inverter circuit used in a programmable logic cell Programmable inverter circuit used in a programmable logic cell

1996-09-09

1998-07-14

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 55, 326 40, H03K 738, H03K 1921

Patent

active

057810320

ABSTRACT:
A programmable logic cell has four cell input nodes and a plurality of combinational logic circuits. Four inverter circuits are provided for programmably inverting respective input logic signals, each inverter circuit having an inverter input node connected to a respective cell input node for accepting its respective input logic signal therefrom. Each inverter is programmable into a first state wherein a logic signal representing the complement of the input logic signal is provided to the inverter output node, and a second state wherein a logic signal representing the non-complement of the input logic signal is provided to the inverter output node. The inverter circuits buffer their input logic signals in both their first and second states. A first logic gate of the plurality of combinational logic circuits has first and second inputs each connected to a respective output node of one of two of the four inverter circuits, and a second logic gate has first and second inputs each connected to a respective output node of one of the other two of the four inverter circuits. The inverter circuits may be implemented as XNOR gates.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman, deceased
patent: 3691401 (1972-09-01), Forlani et al.
patent: 4157480 (1979-06-01), Edwards
patent: 4417161 (1983-11-01), Uya
patent: 4558236 (1985-12-01), Burrows
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4612459 (1986-09-01), Pollachek
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5019736 (1991-05-01), Furtek
patent: 5028536 (1991-07-01), Kaplinsky
patent: 5034629 (1991-07-01), Kinugasa et al.
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5075576 (1991-12-01), Cavlan
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5155389 (1992-10-01), Furtek
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5189320 (1993-02-01), Gongwer
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5245227 (1993-09-01), Furtek et al.
patent: 5291079 (1994-03-01), Goetting
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5302866 (1994-04-01), Chiang et al.
patent: 5309045 (1994-05-01), Saeki et al.
patent: 5317698 (1994-05-01), Chan
patent: 5319254 (1994-06-01), Goetting
patent: 5323069 (1994-06-01), Smith, Jr.
patent: 5327023 (1994-07-01), Kawana et al.
patent: 5331226 (1994-07-01), Goetting
patent: 5338983 (1994-08-01), Agarwala
patent: 5341044 (1994-08-01), Ahanin et al.
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5399922 (1995-03-01), Kiani et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5581200 (1996-12-01), Gudger
Brickman et al.; "Programmable Logic Array Logic Enhancer"; IBM Technical Disclosure Bulletin vol. 19, No. 2; p. 583. Jul. 1996.
Oakland, S.F., "CMOS Selectable NAND-NOR Circuit," IBM Technical Disclosure Bulletin, vol. 33, No. 3B, Aug. 1990, 385-387.
Trevilyan, L., "An Experiment in Technology Mapping for FPGAs Using A Fixed Library," IWLS '93 Workshop Notes, P9c-1-P9c-6.
Atmel Corporation, "Field Programmable Gate Arrays AT6000 Series," San Jose, Copyright 1993; pp. 1-16.
Atmel Corporation, "APPLICATION NOTE AT6000 Series Configuration;," Revision 1B, San Jose, May 1993, pp. 1-16.
Payton, M., "The Motorola FPGA," Briefing, 22 pgs., dated Sep. 14, 1993.
Motorola, "Product Brief, MPA10xx Field Programmable Gate Arrays," dated Sep. 27, 1993.

Affiliated with

Also associated with

Rating

Programmable inverter circuit used in a programmable logic cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable inverter circuit used in a programmable logic cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable inverter circuit used in a programmable logic cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1885765