Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-08-21
2004-06-22
Auve, Glenn A. (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S011000
Reexamination Certificate
active
06754760
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to integrated circuits, and more specifically, to interfacing configurable system logic with a configurable system bus.
BACKGROUND
Configurable processor system units (CPSUs) typically integrate a central processing unit (CPU), an internal system bus, programmable logic and various system resources that are interconnected and communicate via the system bus. In many systems, a byte (e.g., 8-bits) is considered to be the basic unit for data transfers. Typically, higher performance systems utilize a 32-bit or wider bus to improve data bandwidth. However, most systems include devices that only support a one or two byte-wide interface.
In the past, system designers have relied upon different operating modes of the system bus to allow simple connections to narrower interfaces. For example, many 32-bit wide busses have special 8-bit and 16-bit access modes. However, when developing programmable logic for a system bus that supports various operating modes, designers typically have to design their own hardwired interface to the bus. Having to design a separate interface for each programmable logic application is not efficient since it often requires additional time and expense. Therefore what is desired is a programmable interface that is capable of connecting programmable logic to a system bus that operates according to a plurality of operation modes.
SUMMARY
According to one embodiment, a system is disclosed. The system includes a system interconnect, programmable logic and interface logic coupled to the system interconnect and the programmable logic. The interface logic is adaptable to connect the programmable logic to the system interconnect via one of a plurality of access modes supported by the system interconnect.
REFERENCES:
patent: RE34363 (1993-08-01), Freeman
patent: 5369314 (1994-11-01), Patel et al.
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5402014 (1995-03-01), Ziklik et al.
patent: 5423009 (1995-06-01), Zhu
patent: 5448493 (1995-09-01), Topolewski et al.
patent: 5504875 (1996-04-01), Mills et al.
patent: 5515507 (1996-05-01), Byers et al.
patent: 5603041 (1997-02-01), Carpenter et al.
patent: 5651138 (1997-07-01), Le et al.
patent: 5715205 (1998-02-01), Sywyk
patent: 5729764 (1998-03-01), Sato
patent: 5774684 (1998-06-01), Haines et al.
patent: 5844854 (1998-12-01), Lee
patent: 5883525 (1999-03-01), Tavana et al.
patent: 5930484 (1999-07-01), Tran et al.
patent: 5963050 (1999-10-01), Young et al.
patent: 6047347 (2000-04-01), Hansen et al.
patent: 6085317 (2000-07-01), Smith
patent: 6467009 (2002-10-01), Winegarden et al.
“Triscend E5 Configurable System-on Chip,” Triscend Corporation, 301 N. Whisman Road, Mountain View, CA 94043, www.triscend.com (dated before Aug. 21, 2000).
“Configurable System Interconnect (CSI) Bus User's Guide, Version 1.0,” Triscend Corporation, 301 N. Whisman Road, Mountain View, CA 94043, www.triscend.com (Aug. 1999).
Fox Brian
Krishnamurthy Sridhar
Reynolds Bart
Winegarden Steven
Yee Wilson
Auve Glenn A.
Kanzaki Kim
Liu Justin
Vu Trisha
Watson Mark L.
LandOfFree
Programmable interface for a configurable system bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable interface for a configurable system bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable interface for a configurable system bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3348660