Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2007-07-03
2007-07-03
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S101000
Reexamination Certificate
active
11545044
ABSTRACT:
A layout of a programmable interconnect structure, comprising: an active region; and an even plurality of gate regions dividing the active region into a plurality of active stripes, said active stripes arranged into disjoint first, second and third sets; and a plurality of interconnect wires, each interconnect wire coupled to a contact in an active stripe of the first set; and an input wire coupled to a contact in each of the active stripes of said second set; and an output wire coupled to a contact in each of the active stripes of said third set; and a buffer layout comprising one or more buffer gate regions and one or more buffer active regions, wherein the input wire is further coupled to a buffer gate region and the output wire is further coupled to a buffer active region.
REFERENCES:
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4706216 (1987-11-01), Carter
patent: 4761768 (1988-08-01), Turner et al.
patent: 4783763 (1988-11-01), Bergman
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 5331226 (1994-07-01), Goetting
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5455521 (1995-10-01), Dobbelaere
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5656950 (1997-08-01), Duong et al.
patent: 5739713 (1998-04-01), Sharpe-Geisler
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5844422 (1998-12-01), Trimberger et al.
patent: 5942913 (1999-08-01), Young et al.
patent: 6134173 (2000-10-01), Cliff et al.
patent: 6137308 (2000-10-01), Nayak
patent: 6239613 (2001-05-01), Reddy et al.
patent: 6275065 (2001-08-01), Mendel
patent: 6331789 (2001-12-01), O-Bach
patent: 6396303 (2002-05-01), Young
patent: 6448808 (2002-09-01), Young et al.
patent: 6515511 (2003-02-01), Sugibayashi et al.
patent: 6630842 (2003-10-01), Lewis et al.
patent: 6747482 (2004-06-01), Ting
patent: 6781408 (2004-08-01), Langhammer
patent: 6812737 (2004-11-01), Sueyoshi et al.
patent: 6828824 (2004-12-01), Betz et al.
patent: 7000212 (2006-02-01), Agrawal et al.
patent: 2002/0186044 (2002-12-01), Agrawal et al.
patent: 2003/0085733 (2003-05-01), Pugh et al.
Seals & Whapshott, “Programmable Logic—PLDs and FPGAs”, 1997, pp. 102-117, McGraw-Hill, USA, no month.
Ashok K. Sharma, “Programmable Logic Handbook—PLDs, CPLDs, & FPGAs”, 1998, McGraw-Hill, USA, no month.
V. Betz, J. Rose, A. Marquardt, “Architecture and CAD for Deep-Submicron FPGAs”, Feb. 1999, Kluwer Academic Publishers, Boston, no month.
Guy Lemieux, David Lewis, “Design Interconnection Networks for Programmable Logic”, 2004, pp. 123-132, Kluwer Academic Publishers, Boston, no month.
LandOfFree
Programmable interconnect structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable interconnect structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable interconnect structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3803249