Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2007-08-14
2007-08-14
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S039000, C326S047000
Reexamination Certificate
active
11165709
ABSTRACT:
In one embodiment of the invention, a programmable logic device (PLD) includes a plurality of programmable logic blocks arrayed in rows and columns, wherein each programmable logic block is coupled to a corresponding vertical routing resource and a corresponding horizontal routing resource, and wherein each vertical and horizontal routing resource includes a plurality of wires organized into wire groups and each programmable logic block has a set of inputs organized into input groups. The PLD also includes a plurality of connection boxes, each connection box corresponding to a programmable logic block and operable to couple a given wire group in one of the corresponding vertical and horizontal routing resources to a given input group independently of whether a given wire group in the remaining one of the corresponding vertical and horizontal routing resources is coupled through the connection box to the given input group.
REFERENCES:
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6937064 (2005-08-01), Lewis et al.
The SFRA: A Corner-Turn FPGA Architecture; N. Weaver et al., FPGA Feb. 2004.
Max II Device Handbook, MII51002-1.2, Alteration Corporation, Dec. 2004.
XILINX, Spartan-3 FPGA Family: Complete Data Sheet, DS099, Jan. 17, 2005.
Cyclone Device Handbook, vol. 1, Altera Corporation, Feb. 2005.
XILINX, Virtex-II Platform FPGAs: Complete Data Sheet, DS031, (v3.4), Mar. 1, 2005.
Agrawal Om P.
Lee Cindy
Sharpe-Geisler Brad
Hallman Jonathan W.
Lattice Semiconductor Corporation
MacPherson Kwok & Chen & Heid LLP
Tran Anh Q.
LandOfFree
Programmable interconnect architecture for programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable interconnect architecture for programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable interconnect architecture for programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3896091