Programmable interconnect architecture

Details Programmable interconnect architecture Programmable interconnect architecture

1995-12-20

1997-02-04

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, H03K 19177

Patent

active

056002653

ABSTRACT:
A user-programmable interconnect architecture, which may be used for logic arrays for digital and analog system design, is disclosed. In one embodiment, a plurality of logic cells or modules in a matrix are connected by vertical and horizontal wiring channels. The wiring channels may in turn be programmed by the user to interconnect the various logic cells to implement the required logic function. The wiring channels comprise wiring segments connected by normally open programmable. Elements situated at the intersection of any two segments to be connected.

REFERENCES:
patent: 3106698 (1963-10-01), Unger
patent: 3287702 (1966-11-01), Borck, Jr. et al.
patent: 3287703 (1966-11-01), Slotnick
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3619583 (1971-11-01), Arnold
patent: 3634927 (1972-01-01), Neale et al.
patent: 3816725 (1974-06-01), Greer
patent: 3818452 (1974-06-01), Greer
patent: 3849638 (1974-11-01), Greer
patent: 3987287 (1976-10-01), Cox et al.
patent: 4140924 (1979-02-01), Ogney et al.
patent: 4157480 (1979-06-01), Edwards
patent: 4240094 (1980-12-01), Mader
patent: 4293783 (1981-10-01), Patil
patent: 4307379 (1981-12-01), Wyland
patent: 4354228 (1982-10-01), Moore et al.
patent: 4354266 (1982-10-01), Cooperman et al.
patent: 4409499 (1983-10-01), Zapisek et al.
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4424456 (1984-01-01), Shiraki et al.
patent: 4442507 (1984-04-01), Roesner
patent: 4453096 (1984-06-01), Le Can et al.
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4491839 (1985-01-01), Adam
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4513307 (1985-04-01), Brown
patent: 4541067 (1985-09-01), Whitaker
patent: 4545111 (1985-10-01), Johnson
patent: 4546455 (1985-10-01), Iwahashi et al.
patent: 4551634 (1985-11-01), Takahashi et al.
patent: 4558236 (1985-12-01), Burrows
patent: 4569120 (1986-02-01), Stacy et al.
patent: 4569121 (1986-02-01), Lim et al.
patent: 4577124 (1986-03-01), Koike
patent: 4590589 (1986-05-01), Gerzberg
patent: 4597162 (1986-07-01), Johnson et al.
patent: 4599705 (1986-07-01), Holmberg et al.
patent: 4609830 (1986-09-01), Brandman
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4616358 (1986-10-01), Rehm et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4620117 (1986-10-01), Fang
patent: 4639896 (1987-01-01), Brannigan et al.
patent: 4642487 (1987-02-01), Carter
patent: 4644191 (1987-02-01), Fisher et al.
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4670748 (1987-06-01), Williams
patent: 4684829 (1987-08-01), Uratani
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4703206 (1987-10-01), Cavian
patent: 4703436 (1987-10-01), Varshney
patent: 4706216 (1987-11-01), Carter
patent: 4710649 (1987-12-01), Lewis
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4754456 (1988-06-01), Yato et al.
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4758985 (1988-07-01), Carter
patent: 4764893 (1988-08-01), Karabatsos
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4789951 (1988-12-01), Birkner et al.
E. Carmel; U.S. Patent Application, Serial No. 06/754,653, now abandoned, filed Jul. 15, 1985, entitled "Electronically Programmable Gate Array".
J. Sklansky, Conditional-Sum Addition Logic; IEEE Transactions on Electronic Computers; 1959.
A. Weinberger; Large Scale Integration of MOS Complex Logic: A Layout Method, IEEE Journal of Solid-state Circuits, vol. SC-2, Dec. 1967; p. 182.
R. C. Minnick; Cutpoint Cellular Logic, IEEE Transactions on Electronic Computers, Dec. 1964, p. 685.
W. H. Kautz; A Cellular Threshold Array; IEEE Transactions on Electronic Computers Oct. 1967, p. 680.
W. H. Kautz, K. N. Levitt, A. Waksman, Cellular Interconnection Arrays, IEEE Transactions On Computers, vol. C-17, No. 5, p. 443, May 1968.
W. H. Kautz, Cellular Logic-in-Memory Arrays, IEEE Transactions on Computers, vol. C-18, No. 8, p. 719, Aug. 1969.
S. S. Yau, C. K. Tang; Universal Logic Modules and Their Applications, IEEE Transactions On Computers, vol. C-19, No. 2, p. 141, Feb. 1970.
S. B. Akers, Jr.; A Rectangular Logic Array, IEEE Transactions On Computers, vol. C-21, No. 8, p. 848, Aug. 1972.
J. R. Jump, D. R. Fritsche; Microprogrammed Arrays, IEEE Transactions On Computers, vol. C-21, No. 9, p. 974, Sep. 1972.
D. Greer, An Associative Logic Matrix, IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, p. 679, Oct. 1976.
S. Murugesan; Programmable Universal Logic Module; Int. Journal Electronics, vol. 40, No. 5 p. 509, 1976.
R. C. Aubusson, I. Catt; Wafer-Scale Integration --A Fault-Tolerant Procedure, IEEE Journal of Solid-State Circuits, vol. SC-13, No. 3, p. 339, Jun. 1978.
R. A. Wood; A High Density Programmable Logic Array Chip; IEEE Transaction on Computers vol. C-28 No. 9, Sep. 1979.
J. I. Raffel; On the Use of Nonvolatile Programmable Links for Restructurable VLSI; Caltech Conference on VLSI, Jan. 1979.
S. S. Patil and T. A. Welch, A Programmable Logic Approach for VLSI, IEEE Journal of Solid-State Circuits, vol. C-28, No. 9, p. 594, Sep. 1979.
M. Tanimoto, J. Murota, Y. Ohmori, N. Ieda; Novel MOS PROM Using a Highly Resistive Poly-Si Resistor, IEEE Transactions On Electron Devices, vol. ED-27, No. 3, p. 51, Mar. 1980.
J. I. Raffel, M. L. Naiman, R. L. Burke, G. H. Chapman P. G. Gottschalk; Laser Programmed VIAS For Restructurable VLSI; IEEE International Electron Devices, 1980.
A. D. Lopez, H. S. Law; A Dense Gate Matrix Layout Method for MOS VLSI, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 4, p. 736, Aug. 1980.
L. Snyder; Introduction to the Configurable, Highly Parallel Computer, Nov. 1980, Revised May 1981.
H. Fujiwara, K. Kinoshita, H. Ozaki; Universal Test Sets for Programmable Logic Arrays, International Symposium on Fault-tolerant Computing, IEEE, p. 137, 1980.
A. H. Anderson; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Apr. 1, 1979--Mar. 31, 1980.
S. J. Hong, D. L. Ostapko; FITPLA: A Programmable Logic Array for Function Independent Testing, IEEE 1980, p. 131.
R. A. Wood, Y. N. Hsieh, C. A. Price, P. P. Wang, An Electrically Alterable PLA for Fast Turnaround-Time VLSI Development Hardware, IEEE Journal of Solid-State Circuits vol. SC-16, No. 5, p. 570, Oct. 1981.
P. Blankenship; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Apr. 1, 1980--Mar. 31 1981.
X. Chen, S. L. Hurst; A Consideration of the Minimum Number of Input Terminals on Universal Logic Gates and Their Realization; Int. Journal Electronics, vol. 50, No. 1, 1-13; 1981.
P. Blankenship; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Apr. 1,--Sep. 30 1981.
X. Chen, S. L. Hurst; A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks, IEEE Transactions On Computers, vol. C-31, No. 2, Feb. 1982.
J. I. Raffel, G. H. Chapman, K. H. Konkle, A. M. Soares; A Demonstration of Very Large Area Integration Using Restructurable Laser Links; IEEE ISSCC 1982.
L. Snyder; The Configurable, Highly Parallel (CHiP) Approach for Signal Processing Applications, Proceedings of the Technical Symposium East Society of Photo-Optical Instrumentation Engineers, 1982.
P. Blankenship; Restructurable VLSI Program, Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Oct. 1, 1981--Mar. 31, 1982.
A. H. Anderson, Restructurable VLSI, Redundancy Workshop, IEEE Journal of Solid-State Circuits and Technology Committee, May 5, 1982.
J. P. Hayes; A Unified Switching Theory with Applications to VLSI Design, Proceedings of the IEEE, vol. 70, No. 10, Oct. 1982.
M. Sami, R. Stefanelli; Reconfigurable Architectures for VLSI Processing Arrays, National Computer Conference, 1983, p. 565.
P. Blankenship; Restructurable VLSI Program of MIT Lincoln Laboratories; Semiannual Technical Summary Report to the Defense Advanced Research Projects Agency, Apr. 1--Sep. 30, 1982.
J.

Affiliated with

Also associated with

Rating

Programmable interconnect architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable interconnect architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable interconnect architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-682801