Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-07-03
2007-07-03
Myers, Paul R. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S315000
Reexamination Certificate
active
10821397
ABSTRACT:
A method and apparatus for programming instruction issuing rules for instructions residing among various virtual channels, as well as the same virtual channel of an I/O bus interface for a system-on-a-chip processor. In the method and apparatus of the present invention both intra-virtual channel dependencies and inter-virtual channel dependencies are fully programmable, thereby offering significant advantages over prior art I/O interfaces. The method and apparatus of the present invention is broadly comprised of a system for managing data transactions between a first bus and a second bus. A first transaction conversion module is operably connected to the first bus and is operable to receive transactions from the first bus and a first format and to convert those transactions into an internal format. An ordering rules logic module is operably connected to the first transaction conversion module and is further operable to control issuing of transactions in accordance with a dependency relationship between the individual transactions. The ordering rules logic module generates validated transactions that are provided to a second conversion transaction module which is operably connected to the second bus. The ordering rules logic module of the present invention is fully programmable and, therefore, does not need to be redesigned when the data processing system is adapted to operate on a new bus system.
REFERENCES:
patent: 5260935 (1993-11-01), Turner
patent: 5659798 (1997-08-01), Blumrich et al.
patent: 5784357 (1998-07-01), Wolker et al.
patent: 5901299 (1999-05-01), Arimilli et al.
patent: 5905873 (1999-05-01), Hartmann et al.
patent: 5995923 (1999-11-01), Mermelstein et al.
patent: 5999198 (1999-12-01), Horan et al.
patent: 6240492 (2001-05-01), Foster et al.
patent: 6681274 (2004-01-01), Ennis
patent: 6725297 (2004-04-01), Askar et al.
patent: 6862647 (2005-03-01), Hewitt
patent: 7096310 (2006-08-01), Norden
patent: 2003/0217239 (2003-11-01), Jeddeloh
patent: 2004/0066758 (2004-04-01), Van Doren et al.
patent: 2004/0068616 (2004-04-01), Tierney et al.
patent: 2005/0038948 (2005-02-01), Lueck et al.
patent: 1117049 (2001-07-01), None
patent: 1555816 (2005-07-01), None
patent: 10040087 (1998-02-01), None
D. Linder et al., “An Adaptive and Fault Tolerant Wormhole Routing Strategy fork-aryn-cubes,” IEEE Transactions on Computers, vol. 40, No. 1, Jan. 1991, 11 pages.
W. Dally et al., “Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels,” IEEE Transactions on Parallel and Distributed Systems, vol. 4, No. 4, Apr. 1993, 10 pages.
J. Duato, “A Theory of Deadlock-Free Adaptive Multicast Routing in Wormhole Networks,” IEEE Transactions on Parallel and Distributed Systems, vol. 6, No. 9, Sep. 1995, 12 pages.
Chui Kwong-Tak
Go Shun Wai
Jamkhandi Piyush Shashikant
Moll Laurent Rene
Ning Chun Hung
Broadcom Corporation
Garlick Bruce E.
Garlick & Harrison & Markison
Myers Paul R.
LandOfFree
Programmable inter-virtual channel and intra-virtual channel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable inter-virtual channel and intra-virtual channel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable inter-virtual channel and intra-virtual channel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3776832