Programmable I/O interfaces for FPGAs and other PLDs

Details Programmable I/O interfaces for FPGAs and other PLDs Programmable I/O interfaces for FPGAs and other PLDs

2005-10-04

2005-10-04

Chang, Daniel D. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Sequential or with flip-flop

C326S041000

Reexamination Certificate

active

06952115

ABSTRACT:
A programmable logic device (PLD), such as a field programmable gate array (FPGA) has a logic core surrounded on one or more sides by an input/output (I/O) interface having one or more programmable I/O buffers (PIBs). At least one PIB can be programmed to perform two or more of (a) a pass-through data input mode, (b) an input register mode; (c) a double data rate (DDR) input mode, (d) one or more demux input modes, (e) one or more DDR demux input modes. In addition or alternatively, at least one PIB can be programmed to perform two or more of (a) a pass-through data output mode, (b) an output register mode, (c) a DDR output mode, (d) one or more mux output modes, and (e) one or more DDR mux output modes. As such, devices of the present invention are flexible enough to support both low-rate and high-rate interface applications, while efficiently using device resources.

REFERENCES:
patent: 6005412 (1999-12-01), Ranjan et al.
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6686769 (2004-02-01), Nguyen et al.
patent: 2004/0155690 (2004-08-01), Andrews et al.

Affiliated with

Also associated with

Rating

Programmable I/O interfaces for FPGAs and other PLDs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable I/O interfaces for FPGAs and other PLDs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable I/O interfaces for FPGAs and other PLDs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3442329