Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-05-19
2010-12-07
Do, Chat C (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C710S260000, C712S244000
Reexamination Certificate
active
07849465
ABSTRACT:
Method, apparatus, and system for a programmable event driven yield mechanism that may activate other threads. The yield mechanism may allow triggering of a service thread that may execute currently with a main thread upon occurrence of an architecturally-defined condition. The service thread may be activated, in response to the condition, with limited intervention of an operating system. In one embodiment, an apparatus includes execution resources to execute a plurality of instructions and a monitor to detect an architecturally-defined condition. The apparatus may include an event handler to handle a yield event generated when the architecturally-defined condition has been detected. An architectural mechanism, including processor instructions and channel registers, may be utilized to allow user-level code to enable the yield event mechanism. Other embodiments are also described and claimed.
REFERENCES:
patent: 4006466 (1977-02-01), Patterson et al.
patent: 4594660 (1986-06-01), Guenthner et al.
patent: 4807231 (1989-02-01), Sato
patent: 5471618 (1995-11-01), Isfeld
patent: 5526283 (1996-06-01), Hershey et al.
patent: 5751945 (1998-05-01), Levine et al.
patent: 5761492 (1998-06-01), Fernando et al.
patent: 5838988 (1998-11-01), Panwar et al.
patent: 5933627 (1999-08-01), Parady
patent: 5978857 (1999-11-01), Graham
patent: 6167448 (2000-12-01), Hemphill et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6493741 (2002-12-01), Emer et al.
patent: 6779065 (2004-08-01), Murty et al.
patent: 6865636 (2005-03-01), Hober et al.
patent: 6928645 (2005-08-01), Wang et al.
patent: 6938147 (2005-08-01), Joy et al.
patent: 7020766 (2006-03-01), Wang et al.
patent: 7165254 (2007-01-01), Yoshida
patent: 7343602 (2008-03-01), Luk et al.
patent: 7360220 (2008-04-01), Ramanujam et al.
patent: 7363625 (2008-04-01), Burky et al.
patent: 7430643 (2008-09-01), Jordan et al.
patent: 7653912 (2010-01-01), Frank et al.
patent: 2002/0059425 (2002-05-01), Belfiore et al.
patent: 2002/0124237 (2002-09-01), Sprunt et al.
patent: 2002/0138717 (2002-09-01), Joy et al.
patent: 2003/0005423 (2003-01-01), Chen et al.
patent: 2003/0145314 (2003-07-01), Nguyen et al.
patent: 2004/0123185 (2004-06-01), Pierce et al.
patent: 0 652 518 (1995-05-01), None
S. G. Abraham and B. R. Rau. Predicting load latencies using cache profiling. InHewlett Packard Lab, Technical ReportHPL-94-110, Dec. 1994.
M. Carlisle. Olden: Parallelizing programs with dynamic data structures on distributed-memory machines. InPhD Thesis,Princeton University Department of Computer Science, Jun. 1996.
R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt. Simultaneous subordinate microthreading (ssmt). In26th Annual International Symposium on Computer Architecture, pp. 186-195, Oct. 1999.
J. Emer. Simultaneous multithreading: Multiplying alpha's performance. InMicroprocessor Forum, Oct. 1999.
J. B. et al. The intel ia-64 compiler code generator. InIEEE Micro, pp. 44-53, Sep.-Oct. 2000.
R. K. et al. An advanced optimizer for the ia-64 architecture. InIEEE Micr, pp. 60-68, Nov.-Dec. 2000.
J. Huck, D. Morris, J. Ross, A. Knies, H. Mulder, and R. Zahir. Introducing the ia-64 architecture. InIEEE Micro, pp. 12-23, Sep.-Oct. 2000.
D. Joseph and D. Grunwald. Prefetching using markov predictors. In24th Annual International Symposium on ComputerArchitecture, Jun. 1997.
Y. Kim, M. Hill, and D.Wood. Implementing stack simulation for highly-associative memories (extended abstract). InACM Sigmetrics, pp. 212-213, May 1991.
A. Roth, A. Moshovos, and G. Sohi. Dependence based prefetching for linked data structures. InEighth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1998.
A. Roth and G. Sohi. Speculative data-driven multithreading. InSeventh International Symposium on High PerformanceComputer Architecture, pp. 37-48, Jan. 2001.
H. Sharangpani and K. Aurora. Itanium processor microarchitecture. InIEEE Micro, pp. 24-43, Sep.-Oct. 2000.
Y. Song and M. Dubois. Assisted execution. InTechnical Report CENG 98-25, Department of Ee-Systems, University of Southern California, Oct. 1998.
K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: Improving both performance and fault tolerance. InNinth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 257-268, Nov. 2000.
Tullsen. Simulation and modeling of a simultaneous multithreaded processor. In22nd Annual Computer Measurement Group Conference, Dec. 1996.
D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In 23rdAnnual International Symposium on Computer Architecture, pp. 191-202, May 1996.
D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22ndAnnual International Symposium on Computer Architecture, pp. 392-403, Jun. 1995.
R. Uhlig, R. Fishtein, O. Gershon, I. Hirsh, and H. Wang. Softsdv: A presilicon software development environment for the ia-64 architecture. InIntel Technology Journal, 4th quarter1999.
S. Wallace, B. Calder, and D. M. Tullsen. Threaded multiple path execution. In25th Annual International Symposium on Computer Architecture, pp. 238-249, Jun. 1998.
H.Wang and et al. A conjugate flow processor. May 2000.
C. Young, N. Gloy, and M. D. Smith. A comparative analysis of schemes for correlated branch prediction. In 22ndAnnual International Symposium on Computer Architecture, pp. 276-286, May 1995.
C. Zilles and G. Sohi. Understanding the backward slices of performance degrading instructions. In27th Annual International Symposium on Computer Architecture, pp. 172-181, Jun. 2000.
J. Collins, H. Wang, D. Tullsen, H. C, Y.-F. Lee, D. Lavery, and J. Shen. Speculative Precomputation: Long-range Prefetching of Delinquent Loads. In28th International Symposium on Computer Architecture, Jul. 2001.
J. Dundas and T. Mudge. Improving Data Cache Performance by Pre-Executing Instructions Under a Cache Miss. In11th Supercomputing Conference, Jul. 1997.
M. K. Farrens, P. Ng, and P. Nico. A Comparison of Superscalar and Decoupled Access/Execute Architectures. In 26thInternational Symposium on Microarchitecture, Nov. 1993.
J. L. Henning. SPEC CPU2000: measuring CPU performance in the new millennium.IEEE Computer, Jul. 2000.
G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The Microarchitecture of the Pentium 4 Processor.Intel Technology Journal, Q1 2001.
K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The Case for a Single-Chip Multiprocessor. In7th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1996.
S. Palacharla, N. Jouppi, and J. Smith. Complexity-Effective Superscalar Processors. In24th International Symposium on Computer Architecture, 1997.
A. Roth, C. B. Zilles, and G. S. Sohi. Microarchitectural Miss/Execute Decoupling. InMEDEA Workshop, Oct. 2000.
H. Sharangpani and K. Aurora. Itanium Processor Microarchitecture.IEEE Micro, Sep.-Oct. 2000.
J. E. Smith. Decoupled Access/Execute Computer Architecture. In9th International Symposium on Computer Architecture, Jul. 1982.
S. Srinivasan and A. Lebeck. Load Latency Tolerance in Dynamically Scheduled Processors. In31st International Symposium on Microarchitecture, Nov. 1998.
P.Wang, H. Wang, R. Kling, K. Ramakrishnan, and J. Shen. Register Renaming and Scheduling for Dynamic Execution of Predicated Code. In7th IEEE International Symposium on High Performance Computer Architecture, Jan. 2001.
D. Marr, et al., “Hyper-Threading Technology Architecture and Microarchitecture,”Intel Technology Journal, Q1, 2002.
T. Aamodt, A. Moshovos, and P. Chow. The Predictability of Computations that Produce Unpredictable Outcomes. In5th Workshop on Multithreaded Execution, Architecture and Compilation, pp. 23-34, Austin, Texas, Dec. 2001.
H. Agrawal and J. R. Horgan. Dynamic Program Slicing. InProceedings of the SIGPLAN Conference on Programming Language Design and Implement
Aggarwal Anil
Anati Ittai
Bigbee Bryant
Boggs Darrell D.
Crossland James B.
Blakely , Sokoloff, Taylor & Zafman LLP
Do Chat C
Intel Corporation
Truong Camquy
LandOfFree
Programmable event driven yield mechanism which may activate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable event driven yield mechanism which may activate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable event driven yield mechanism which may activate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4204943