Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2003-02-19
2009-02-03
An, Meng-Ai (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C717S127000, C703S022000
Reexamination Certificate
active
07487502
ABSTRACT:
Method, apparatus, and program means for a programmable event driven yield mechanism that may activate other threads. In one embodiment, an apparatus includes execution resources to execute a plurality of instructions and a monitor to detect a condition indicating a low level of progress. The monitor can disrupt processing of a program by transferring to a handler in response to detecting the condition indicating a low level of progress. In another embodiment, thread switch logic may be coupled to a plurality of event monitors which monitor events within the multithreading execution logic. The thread switch logic switches threads based at least partially on a programmable condition of one or more of the performance monitors.
REFERENCES:
patent: 4807231 (1989-02-01), Sato
patent: 5471618 (1995-11-01), Isfeld
patent: 5526283 (1996-06-01), Hershey et al.
patent: 5978857 (1999-11-01), Graham
patent: 6493741 (2002-12-01), Emer et al.
patent: 6779065 (2004-08-01), Murty et al.
patent: 2002/0059425 (2002-05-01), Belfiore et al.
patent: 2002/0124237 (2002-09-01), Sprunt et al.
patent: 2003/0145314 (2003-07-01), Nguyen et al.
Zilles, Craig; Sohi, Guri, “Time-Shifted Modules: Exploiting Code Modularity for Fine Grain Parallelization,”University of Wisconsin Technical Report—TR1430, Oct. 2001. (bibtex).
Lewandowski, Scott M., “Intel X86 Assembly and Debugging Support,” CS295-2: Advanced Topics in Debugging; Sep. 21, 1998, 47 pages.
Kessler, R.E., “The Alpha 21264 Microprocessor,”IEEE Micro, Mar./Apr. 1999, pp. 24-36.
El-Moursey, Ali; and Albonesi, David H., “Front-End Policies for Improved Issue Efficiency in SMT Processors,” 9thInt'l Symposium on High-Performance Computer Architecture, Feb. 2003, 10 pages.
S. G. Abraham and B. R. Rau. Predicting load latencies using cache profiling. InHewlett Packard Lab, Technical ReportHPL-94-110, Dec. 1994.
M. Carlisle. Olden: Parallelizing programs with dynamic data structures on distributed-memory machines. InPhD Thesis, Princeton University Department of Computer Science, Jun. 1996.
R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt. Simultaneous subordinate microthreading (ssmt). In26th Annual International Symposium on Computer Architecture, pp. 186-195, Oct. 1999.
J. Emer. Simultaneous multithreading: Multiplying alpha's performance. InMicroprocessor Forum, Oct. 1999.
J. B. et al. The intel ia-64 compiler code generator. InIEEE Micro, pp. 44-53, Sep.-Oct. 2000.
R. K. et al. An advanced optimizer for the ia-64 architecture. InIEEE Micr, pp. 60-68, Nov.-Dec. 2000.
J. Huck, D. Morris, J. Ross, A. Knies, H. Mulder, and R. Zahir. Introducing the ia-64 architecture. InIEEE Micro, pp. 12-23, Sep.-Oct. 2000.
D. Joseph and D. Grunwald. Prefetching using markov predictors. In24th Annual International Symposium on Computer Architecture, Jun. 1997.
Y. Kim, M. Hill, and D.Wood. Implementing stack simulation for highly-associative memories (extended abstract). InACM Sigmetrics, pp. 212-213, May 1991.
A. Roth, A. Moshovos, and G. Sohi. Dependence based prefetching for linked data structures. InEighth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1998.
A. Roth and G. Sohi. Speculative data-driven multithreading. inSeventh International Symposium on High Performance Computer Architecture, pp. 37-48, Jan. 2001.and Operating Systems, pp. 257-268, Nov. 2000.
H. Sharangpani and K. Aurora. Itanium processor microarchitecture. InIEEE Micro, pp. 24-43, Sep.-Oct. 2000.
Y. Song and M. Dubois. Assisted execution. InTechnical Report CENG 98-25, Department of EE-Systems, University of Southern California, Oct. 1997.
K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: Improving both performance and fault tolerance. InNinth International Conference on Architectural Support for Programming Languages.
D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In23rdAnnual International Symposium on Computer Architecture, pp. 191-202, May 1996.
D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In22ndAnnual International Symposium on Computer Architecture, pp. 392-403, Jun. 1995.
R. Uhlig, R. Fishtein, O. Gershon, I. Hirsh, and H. Wang. Softsdv: A presilicon software development environment for the ia-64 architecture. InIntel Technology Journal, 4th quarter1999.
S. Wallace, B. Calder, and D. M. Tullsen. Threaded multiple path execution. In25th Annual International Symposium on Computer Architecture, pp. 238-249, Jun. 1998.
H. Wang and et al. A conjugate flow processor. InPatent Pending, May 2000.
C. Young, N. Gloy, and M. D. Smith. A comparative analysis of schemes for correlated branch prediction. In22ndAnnual International Symposium on Computer Architecture, pp. 276-286, May 1995.
C. Zilles and G. Sohi. Understanding the backward slices of performance degrading instructions. In27th Annual International Symposium on Computer Architecture, pp. 172-181, Jun. 2000.
J. Collins, H. Wang, D. Tullsen, H. C, Y.-F. Lee, D. Lavery, and J. Shen. Speculative Precomputation: Long-range Prefetching of Delinquent Loads. In28th International Symposium on Computer Architecture, Jul. 2001.
J. Dundas and T. Mudge. Improving Data Cache Performance by Pre-Executing Instructions Under a Cache Miss. In11th Supercomputing Conference, Jul. 1997.
M. K. Farrens, P. Ng, and P. Nico. A Comparison of Superscalar and Decoupled Access/Execute Architectures. In 26thInternational Symposium on Microarchitecture, Nov. 1993.
J. L. Henning. SPEC CPU2000: measuring CPU performance in the new millennium.IEEE Computer, Jul. 2000.
G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The Microarchitecture of the Pentium 4 Processor.Intel Technology Journal, Q1 2001.
K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The Case for a Single-Chip Multiprocessor. In7th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1996.
S. Palacharla, N. Jouppi, and J. Smith. Complexity-Effective Superscalar Processors. In24th International Symposium on Computer Architecture, 1997.
A. Roth, C. B. Zilles, and G. S. Sohi. Microarchitectural Miss/Execute Decoupling. InMEDEA Workshop, Oct. 2000.
H. Sharangpani and K. Aurora. Itanium Processor Microarchitecture.IEEE Micro, Sep.-Oct. 2000.
J. E. Smith. Decoupled Access/Execute Computer Architecture. In9th International Symposium on Computer Architecture, Jul. 1982.
S. Srinivasan and A. Lebeck. Load Latency Tolerance in Dynamically Scheduled Processors. In31st International Symposium on Microarchitecture, Nov. 1998.
K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream processors: Improving both performance and fault tolerance. InNinth International Conference on Architectural Support for Programming Languages, Nov. 2000.
P.Wang, H. Wang, R. Kling, K. Ramakrishnan, and J. Shen. Register Renaming and Scheduling for Dynamic Execution of Predicated Code. In7th IEEE International Symposium on High Performance Computer Architecture, Jan. 2001.
D. Marr, et al., “Hyper-Threading Technology Architecture and Microarchitecture,”IntelTechnology Journal, Q1, 2002.
T. Aamodt, A. Moshovos, and P. Chow. The Predictability of Computations that Produce Unpredictable Outcomes. In5th Workshop on Multithreaded Execution, Architecture and Compilation, pp. 23-34, Austin, Texas, Dec. 2001.
H. Agrawal and J. R. Horgan. Dynamic Program Slicing. InProceedings of the SIGPLAN Conference on Programming Language Design and Implementation, pp. 246-256, Jun. 1990.
M. Annavaram, J. Patel, E. Davidson. Data Prefetching by Dependence Graph Precomputation. In28th International Symposium on Computer Architecture, Jul. 2001.
K. Cooper, P. Schielke, D. Subramanian. An experimental evaluation of list scheduling. Rice University Technical Report 98-326, Sep. 1998.
R. Ghiya, D. Lavery, and D. Sehr. On the importance of poi
Desai Piyush
Girkar Milind
Hammarlund Per
Shen John
Tian Xinmin
An Meng-Ai
Intel Corporation
McAbee David P.
Truong Camquy
LandOfFree
Programmable event driven yield mechanism which may activate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable event driven yield mechanism which may activate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable event driven yield mechanism which may activate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4077740