Programmable dual-edge triggered counter

Details Programmable dual-edge triggered counter Programmable dual-edge triggered counter

2006-08-29

2006-08-29

Ton, My-Trang Nu (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S298000, C327S024000, C327S036000

Reexamination Certificate

active

07098715

ABSTRACT:
A counter for synthesizing clock signals with minimal jitter analyzes an ongoing count to determine whether the rising edge of an output clock should be triggered by the rising edge or falling edge of an input clock signal and to further determine whether the falling edge of the output clock should be triggered by the rising or the falling edge of the falling edge of the input clock signal. The counter may be implemented as a M/N:D counter in which a phase accumulator is compared to predetermined values to select the rising and falling edges of the output clock signal. In a default condition, the rising and falling edges of the output clock signal are triggered by rising edges of the input clock signal. However, if the accumulated phase value is greater than or equal to M/2 and less than M, an overriding signal will trigger the rising edge of the output clock based on the falling edge of the previous input clock cycle. If the accumulated phase value is greater than or equal to D+M/2 and less than M, the falling edge of the output clock is triggered by the falling edge of the preceding input clock signal. The use of rising and falling edges of the input clock signal reduces the jitter in the output clock signal and improves the duty cycle resolution. In addition, the clock circuit can produce a modulo-n signal with a 50% duty cycle. The designed architecture also produces an inverted output clock signal whose characteristics are identical to the non-inverted output clock signal (with the exception of duty cycle, which is inverted).

REFERENCES:
patent: 5499280 (1996-03-01), Wilson et al.
patent: 6172538 (2001-01-01), Selwan
patent: 6404840 (2002-06-01), Sindalovsky
patent: 6449329 (2002-09-01), Halter
patent: 6489817 (2002-12-01), Wong et al.
patent: 6667638 (2003-12-01), Kramer et al.
patent: 6750693 (2004-06-01), Duewer

Affiliated with

Also associated with

Rating

Programmable dual-edge triggered counter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable dual-edge triggered counter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable dual-edge triggered counter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3714403