Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2007-06-19
2007-06-19
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C327S158000, C327S161000
Reexamination Certificate
active
11211955
ABSTRACT:
Data busses are configured as N differential channels driven by a data signal and its complement through two off-chip drivers (OCDs). Each OCD is preceded by a programmable delay element and a two way MUX. The two data channels either transmit the data signals or a common clock signal as determined by a select signal from a skew controller. The differential signals are received in a differential receiver and a phase detector. The output of the phase detector in each differential channel is routed through an N×1 MUX. The N×1 MUX is controlled by the skew controller. The output of the N×1 MUX is fed back as a phase error feedback signal to the skew controller. Each differential data channel is sequentially selected and the programmable delays are adjusted until the phase error feedback signal from the selected phase detector reaches a predetermined minimum allowable value. Periodic adjustment may be implemented for calibration.
REFERENCES:
patent: 5525914 (1996-06-01), Cao et al.
patent: 6147525 (2000-11-01), Mitani et al.
patent: 6417713 (2002-07-01), DeRyckere et al.
patent: 6486723 (2002-11-01), DeRyckere et al.
patent: 6650141 (2003-11-01), Agrawal et al.
patent: 6803872 (2004-10-01), DeRyckere et al.
patent: 6834255 (2004-12-01), Abrosimov et al.
patent: 6891394 (2005-05-01), Yu et al.
patent: 6943602 (2005-09-01), Lee
patent: 2001/0040902 (2001-11-01), Rao
patent: 2002/0175728 (2002-11-01), DeRyckere et al.
patent: 2002/0175730 (2002-11-01), DeRyckere et al.
patent: 2004/0133374 (2004-07-01), Kattan
Becker Wiren Dale
Haridass Anand
Truong Bao G.
Barnie Rexford
Crawford Jason
International Business Machines - Corporation
Winstead PC
LandOfFree
Programmable driver delay does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable driver delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable driver delay will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3837801