Programmable delay method for hierarchical signal balancing

Details Programmable delay method for hierarchical signal balancing Programmable delay method for hierarchical signal balancing

2006-07-04

2006-07-04

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07073145

ABSTRACT:
A method for signal balancing across multiple random logic macros. The method inserts a programmable delay element into the design before the last buffer level on all signal paths. The random logic macro is then fully designed including cell placement and wiring. With programmable delay buffers in place, the random logic macros may be used within multiple designs, each having varying signal latency requirements.

REFERENCES:
patent: 5655113 (1997-08-01), Leung et al.
patent: 5686845 (1997-11-01), Erdal et al.
patent: 5712583 (1998-01-01), Frankeny
patent: 5812832 (1998-09-01), Horne
patent: 5878055 (1999-03-01), Allen
patent: 5900762 (1999-05-01), Ramakrishnan
patent: 5912820 (1999-06-01), Kerzman et al.
patent: 6091261 (2000-07-01), De Lange
patent: 6127844 (2000-10-01), Cliff et al.
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6453402 (2002-09-01), Jeddeloh
patent: 6577992 (2003-06-01), Tchernlaev et al.
patent: 6687889 (2004-02-01), Secatch et al.
patent: 6693456 (2004-02-01), Wong
patent: 6711716 (2004-03-01), Mueller et al.
patent: 2002/0073389 (2002-06-01), Elboim et al.
patent: 2003/0009734 (2003-01-01), Burks et al.
Carrig et al., “A New Direction In ASIC High-Performance Clock Methodology”, IEEE 1998 Custom ICs Conference, pp. 593-596.
Harris et al., “Statistical Clock Skew Modeling With Data Dealy Variations”, IEEE Trans on VLSI Systems, vol. 9, No. 6, Dec. 2001, pp. 888-898.
Jex et al., “High Speed I/O Circuit Design in Multiple Voltage Domains”, 1999 IEEE, pp. 424-427.

Affiliated with

Also associated with

Rating

Programmable delay method for hierarchical signal balancing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable delay method for hierarchical signal balancing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable delay method for hierarchical signal balancing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3580643