Programmable bus interface unit data path

Details Programmable bus interface unit data path Programmable bus interface unit data path

1995-08-16

1997-09-23

Teska, Kevin J.

Boots, shoes, and leggings

395250, 3642391, 364DIG1, 3649394, 364DIG2, G06F 506

Patent

active

056714009

ABSTRACT:
A field programmable gate array circuit device provides a bus interface data path between a processor and system bus, each of which operates at a different data transfer protocol at a different clock rate. The bus interface unit controls the transfer of data to and from a system bus which is connected to a main memory module, an I/O module or other modules, such as an external CPM module. Data passing from various modules to the processor or from the processor to various modules can operate in one word or four-word blocks. Additionally, intermodule communication is managed by message words, which message words are operative in groups of four words as a block. A transfer logic box holds a plurality of (i) Request words (ii) Acknowledgement words for conveyance to the processor from external modules. These message words arrive from the system bus at the system bus clock rate but are then transferred to the processor through a data queue means at the processor clock rate on a single word basis other than a block basis. The bus interface unit data path eliminates all timing delay and interconnection difficulties that formally occurred. Since the present system, all of the interface circuitry is included in a single or a double field programmable gate array.

REFERENCES:
patent: 3984641 (1976-10-01), Ruyter
patent: 4158235 (1979-06-01), Call et al.
patent: 4607345 (1986-08-01), Mehta
patent: 5020081 (1991-05-01), Allen et al.
patent: 5179667 (1993-01-01), Iyer
patent: 5367209 (1994-11-01), Hauck et al.
patent: 5381420 (1995-01-01), Henry
patent: 5386517 (1995-01-01), Sheth et al.
patent: 5408266 (1995-04-01), Ikeyama et al.
patent: 5444860 (1995-08-01), Datwyler et al.
patent: 5499344 (1996-03-01), Elnashar et al.
patent: 5509127 (1996-04-01), Datwyler et al.
patent: 5512894 (1996-04-01), Ikeyama et al.
"Muilti-Rate Transformation of Directional Affine Recurrence Equations", by Y. Zheng et al.,IEEE, Application Specific Array Processors, 1993 Int'l. Conference, Aug. 1993, pp. 392-403.
"A 2.5 Gb/s GaAs ATM Mux Demux AAIC", by J. Madsen et al., IEEE, GaAs IC Symposium 1995, pp. 43-46.
"A 2.5 Gb/s ATM Add-Drop Unit for B-ISDN Based on a GaAs LSI", by J. Madsen et al., IEEE Journal of Solid-State Circuits, vol. 31, No. 10, Oct. 1996, pp. 1400-1405.

Affiliated with

Also associated with

Rating

Programmable bus interface unit data path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable bus interface unit data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable bus interface unit data path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1942139