Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2007-01-02
2007-01-02
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S041000, C326S046000, C708S490000
Reexamination Certificate
active
10921349
ABSTRACT:
High-performance, highly pipelined asynchronous FPGAs employ a very fine-grain pipelined logic block and routing interconnect architecture. These FPGAs, which do not use a clock to sequence computations, automatically “self-pipeline” their logic without the designer needing to be explicitly aware of all pipelining details. The FPGAs include arrays of logic blocks or cells that include function units, conditional units and other elements, each of which is constructed using basic asynchronous pipeline stages, such as a weak condition half buffer and a precharge half buffer.
REFERENCES:
patent: 4845633 (1989-07-01), Furtek
patent: 5197140 (1993-03-01), Balmer
patent: 5339447 (1994-08-01), Balmer
patent: 5457644 (1995-10-01), McCollum
patent: 5592405 (1997-01-01), Gove et al.
patent: 5805477 (1998-09-01), Perner
patent: 6140836 (2000-10-01), Fujii et al.
Scott Hauck, et al., “An FPGA For Implementing Asynchronous Circuits,” IEEE Design & Test of Computers, vol. 11 (No. 3), pp. 60-69, (Fall, 1994), no month.
Ryusuke Konishi, et al., “PCA-1: A Fully Asynchronous, Self-Reconfigurable LSI,” Proceedings 7th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '01), (2001), no month.
R. Payne, “Asynchronous FPGA Architectures,” IEE Proceedings-Computers and Digital Techniques, vol. 143 (No. 5), pp. 282-286, (Sep. 1996).
C. Traver, et al., “Cell Designs for Self-Timed FPGAs,” Proceedings of the 2001 ASIC/SOC Conference, IEEE, pp. 175-179, (2001), no month.
Manohar Rajit
Teifel John R.
Cornell Research Foundation Inc.
Jones,Tullar&Cooper, P.C.
Le Don
LandOfFree
Programmable asynchronous pipeline arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable asynchronous pipeline arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable asynchronous pipeline arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3745188