Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1995-06-02
1997-09-23
Pan, Daniel H.
Electronic digital logic circuitry
Multifunctional or programmable
Array
395311, 395297, 395309, 326 56, 364489, G06F 1320, G06F 1340
Patent
active
056714327
ABSTRACT:
A programmable array having programmable logic cells, a programmable interconnect network and a programmable I/O system. Two I/O interfaces are provided for respective logic cells about the perimeter of the array. The I/O interfaces comprise input, output and enable paths. Each of these paths has an associated multiplexer. An I/O routing network is positioned about the perimeter of the array. Conductors connecting the I/O interface multiplexers to the programmable interconnect network also intersect, and can be programmably connected to, buses of the I/O routing network.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4757477 (1988-07-01), Nagayama
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4896296 (1990-01-01), Turner et al.
patent: 4924440 (1990-05-01), Tanoi
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5105388 (1992-04-01), Itano et al.
patent: 5140193 (1992-08-01), Freeman
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5233539 (1993-08-01), Agrawal et al.
patent: 5245227 (1993-09-01), Furtek et al.
patent: 5245583 (1993-09-01), Li et al.
patent: 5255221 (1993-10-01), Hill
patent: 5282271 (1994-01-01), Hsieh et al.
patent: 5311080 (1994-05-01), Britton et al.
patent: 5317698 (1994-05-01), Chan
patent: 5319254 (1994-06-01), Goetting
patent: 5329180 (1994-07-01), Popli et al.
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5424589 (1995-06-01), Dobbelaere et al.
Payton, M., "The Motorola FPGA," Briefing, 22 pgs., dated Sep. 14, 1993.
Motorola, "Product Brief, MPA10xx Field Programmable Gate Arrays," dated Sep. 27, 1993.
Bertolet Allan Robert
Ferguson Kenneth
Gould Scott Whitney
Millham Eric Ernest
Palmer Ronald Raymond
Cadence Design Systems Inc.
International Business Machines - Corporation
Pan Daniel H.
LandOfFree
Programmable array I/O-routing resource does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable array I/O-routing resource, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable array I/O-routing resource will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1942415