Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2007-03-20
2007-03-20
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000
Reexamination Certificate
active
11049947
ABSTRACT:
A programmable application specific integrated circuit (ASIC) for implementing operations that involve a plurality of computational functions. The programmable ASIC comprises a plurality of fixed functions and programmable switch logic. Each of the plurality of fixed functions is parameterized such that its operational characteristics are programmable using different operating parameters. In addition, each of the plurality of fixed functions inputs and outputs data in accordance with common interface rules. The programmable switch logic is configurable to link two or more of the fixed functions in a sequence to perform desired operations. The fixed functions are implemented using “hard” or fixed digital logic gates such as those in an ASIC.
REFERENCES:
patent: 5068823 (1991-11-01), Robinson
patent: 5687325 (1997-11-01), Chang
patent: 5874834 (1999-02-01), New
patent: 6072994 (2000-06-01), Phillips et al.
patent: 6546261 (2003-04-01), Cummings
patent: 6724220 (2004-04-01), Snyder et al.
patent: 6781408 (2004-08-01), Langhammer
patent: 7073158 (2006-07-01), McCubbrey
patent: 2002/0082044 (2002-06-01), Davenport
patent: 2003/0050055 (2003-03-01), Ting et al.
patent: 2003/0062922 (2003-04-01), Douglass et al.
patent: 2003/0154357 (2003-08-01), Master et al.
patent: 2003/0158954 (2003-08-01), Williams
patent: 2003/0216927 (2003-11-01), Sridhar et al.
patent: 2004/0029575 (2004-02-01), Mehta
patent: 2004/0063425 (2004-04-01), Wakutsu et al.
patent: 2004/0093589 (2004-05-01), Master
patent: 2004/0127202 (2004-07-01), Shih et al.
patent: 2005/0059427 (2005-03-01), Wallace
patent: 2 350 749 (2000-12-01), None
patent: WO 00/68698 (2000-11-01), None
patent: WO 03/017706 (2003-02-01), None
patent: WO 03/028228 (2003-04-01), None
Yang, X. et al.; “Fast Subword Permutation Instructions Using Omega and Flip Network Stages”; Proceedings of SPIE Media Processors 2000, Jan. 2000; 8 pages.
Pedersen, R. et al.; “An FPGA Implementation of Bene Permutation Networks”; Technical Report DU-CS-03-06, Department of Computer Science, Drexel University, 2003; 13 pages, no month.
Dickson, II Thomas Robertson
Grabill James Garland
Norden Mark Alan
Reidenbach Bruce Edward
Wilson Rodney Louis
Edell Shapiro & Finnan LLC
ITT Manufacturing Enterprises Inc.
Tan Vibol
LandOfFree
Programmable application specific integrated circuit for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable application specific integrated circuit for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable application specific integrated circuit for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3754697