Programmable application specific integrated circuit and logic c

Details Programmable application specific integrated circuit and logic c Programmable application specific integrated circuit and logic c

1995-03-03

1996-12-24

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

326 39, 326 41, H03K 17173

Patent

active

055876692

ABSTRACT:
In a field programmable gate array, a plurality of wire segments extend parallel to each other between two logic cells. Some of the wire segments extend to logic cell inputs and others to logic cell outputs. A power wire extends perpendicular to the wire segments and crosses each of the wire segments. Antifuses are disposed to couple the input wire segments to the power wire but no antifuses are disposed between the output wire segments and the power wire.

REFERENCES:
patent: 3619583 (1971-11-01), Arnold
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4354266 (1982-10-01), Cooperman et al.
patent: 4453096 (1984-06-01), Le Can et al.
patent: 4491839 (1985-01-01), Adam
patent: 4541067 (1985-09-01), Whitaker
patent: 4551634 (1985-11-01), Takahashi et al.
patent: 4558236 (1985-12-01), Burrows
patent: 4566064 (1986-01-01), Whitaker
patent: 4577124 (1986-03-01), Koike
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4616358 (1986-10-01), Rehm et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4620117 (1986-10-01), Fang
patent: 4622648 (1986-11-01), Whitaker
patent: 4642487 (1987-02-01), Carter
patent: 4684829 (1987-08-01), Uratani
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4695740 (1987-09-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4710649 (1987-12-01), Lewis
patent: 4733405 (1988-03-01), Shimizume et al.
patent: 4754456 (1988-06-01), Yato et al.
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4758985 (1988-07-01), Carter
patent: 4764893 (1988-08-01), Karabatsos
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4787064 (1988-11-01), Wagner
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4825105 (1989-04-01), Holzle
patent: 4852021 (1989-07-01), Inoue et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4871930 (1989-10-01), Wong et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4876640 (1989-10-01), Shankar et al.
patent: 4878200 (1989-10-01), Asghar et al.
patent: 4879481 (1989-11-01), Pathak et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4910466 (1990-03-01), Kiuchi et al.
patent: 4912339 (1990-03-01), Bechade et al.
patent: 4914322 (1990-04-01), Win et al.
patent: 4933577 (1990-06-01), Wong et al.
patent: 4940908 (1990-07-01), Tran
patent: 4963770 (1990-10-01), Keida
patent: 5015883 (1991-05-01), Waller
patent: 5019736 (1991-05-01), Furtek
patent: 5045714 (1991-09-01), Park et al.
patent: 5055718 (1991-10-01), Galbraith
patent: 5068603 (1991-11-01), Mahoney
patent: 5107146 (1992-04-01), El-Ayat
patent: 5122685 (1992-06-01), Chan
patent: 5168177 (1992-12-01), Shankar et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5280202 (1994-01-01), Chan
patent: 5338983 (1994-09-01), Agarwalh
patent: 5349250 (1994-09-01), New
Wakerly, John; Digital Design Principles and Practices; Sep. 1989, p 343.
Databook and Design Manual, HCMOS Macrocells, Macrofunctions, LSI Logic, pp. 9-5 through 9-9, 12-87 through 12-88, and 12-94 (1986).
Wong, et al., "Novel Circuit Techniques for Zero-Power 25-ns CMOS Erasable Programmable Logic Devices (EPLD's)", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 766-774.
Pathak, et al., "A 19-ns 250-mW CMOS Erasable Programmable Logic Device", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 775-784.
PAL Device Data Book, Advanced Micro Devices, Inc., pp. i and 5-97 through 5-102 (1988).
CMOS Logic Data Book, National Semiconductor, pp. iii, 3-75, 3-82 and 3-86 (1988).
The Programmable Gate Array Data Book, Xilinx, pp. 2-1 through 2-28 (1989).
IEEE Standard Dictionary of Electrical and Electronics Terms, Second Edition, IEEE, 1977, p. 282.
Encyclopedia of Computer Science and Engineering, Second Edition, Van Nostrand Reinhold Company, 1983, pp. 879-881 and 1633.
The New IEEE Standard Dictionary of Electrical and Electronics Terms, IEEE, Fifth Edition, Jan. 1993, p. 549.
Charles J. Sippl et al., Computer Dictionary & Handbook, Third Edition, 1982, pp. 220 and 265.
R. P. Turner et al., The Illustrated Dictionary of Electronics, Tab Books, Inc., Third Edition, 1985, pp. 22-23, 345 and 357-358.
S. Murugesan, "Programmable Universal Logic Module", International Journal of Electronics, vol. 40, No. 5, May 1976, pp. 509-512.
The TTL Data Book for Design Engineers, Texas Instruments, Inc., 2nd Edition, 1976, pp. 7-181 to 7-182.
Stephen S. Yau et al., "Universal Logic Modules and Their Applications", IEEE Trans. on Computers, vol. C-19, No. 2, Feb. 1970, pp.l 141-149.
K. El-Ayat et al., "A CMOS Electrically Configurable Gate Array ," IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-761.
C. H. Roth, Jr., "Fundamentals of Logic Design", Second Edition, West Publishing, 1979, pp. 22-23, 155-171 and 625-626.
X. Chen et al., "A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks", IEEE Trans. on Computers, vol. C-31, No. 2, Feb. 1968, pp. 140-147.
V. Thomas Rhyne, "Fundamentals of Digital Systems Design", Prentice-Hall, 1973, pp. 69-71 and 86-87.
Rose et al., "The Effect of Logic Block Complexity on Area of Programmble Gate Arrays," IEEE 1989 Custom Integrated Circuits Conference, 5.3.1-5.3.5 (1989).
ACT.TM. Family Field Programmable Gate Array Databook, 1-47 -1-49 (Apr. 1990).
Monolithic Memories, PAL.RTM./PLE.TM. Device Programmable Logic Array Handbook (Fifth Edition), 1-2 -1-16 (1978, 1981, 1983, 1985, 1986).
Xilinx, The Programmable Gate Array Data Book, 2-1 -2-10 (1988).
El Gamal et al., "An Architecture for Electrically Configurable Gate Arrays", IEEE Journal of Solid-State Circuits, vol. 24, No. 2, pp. 394-398, Apr. 1989 (reprinted Apr. 1990 in Actel Databook).
Haines, "Field-Programmable Gate Array with Non-Volatile Configuration", Microprocessors and Microsystems, vol. 13, No. 5, pp. 305-312, Jun. 1989 (reprinted in Apr. 1990 Actel Databook).

Affiliated with

Also associated with

Rating

Programmable application specific integrated circuit and logic c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable application specific integrated circuit and logic c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable application specific integrated circuit and logic c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1180989