Static information storage and retrieval – Read/write circuit – Accelerating charge or discharge
Reexamination Certificate
2006-09-05
2006-09-05
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Accelerating charge or discharge
C365S154000, C365S156000
Reexamination Certificate
active
07102944
ABSTRACT:
The invention may comprise circuit for programmable control of a discharge deactivation signal when interfacing local bitlines to a global bitline or other circuit. The invention may also comprise a method for programmable ground circuit control for control of a discharge signal deactivation when interfacing local bitlines to a global bitline via a bitline evaluation discharge device comprising: providing input logic states to inputs of a controller circuit; outputting an adjustable ground value from the controller circuit; and controlling the bitline evaluation discharge device with the adjustable ground value.
REFERENCES:
patent: 5434822 (1995-07-01), Deleganes et al.
patent: 6178118 (2001-01-01), Lin et al.
patent: 6657886 (2003-12-01), Aipperspach et al.
Bunce Paul A.
Davis John D.
Plass Donald W.
Augsperger Lynn L.
Cantor & Colburn LLP
Elms Richard
Nguyen Dang
LandOfFree
Programmable analog control of a bitline evaluation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable analog control of a bitline evaluation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable analog control of a bitline evaluation circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3547757