Programmable address processor for graphics applications

Details Programmable address processor for graphics applications Programmable address processor for graphics applications

2007-12-20

2011-10-11

Yu, Jae (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S118000, C711S158000, C711S167000

Reexamination Certificate

active

08037256

ABSTRACT:
Methods and systems for processing memory lookup requests are provided. In an embodiment, an address processing unit includes an instructions module configured to store instructions to be executed to complete a primary memory lookup request and a logic unit coupled to the instructions module. The primary memory lookup request is associated with a desired address. Based on an instruction stored in the instructions module, the logic unit is configured to generate a secondary memory lookup request that requests the desired address.In another embodiment, a method of processing memory lookups requests includes receiving a primary memory lookup request that corresponds to a desired memory address and generating a plurality of secondary memory lookup requests.

REFERENCES:
patent: 7124244 (2006-10-01), Shimada
patent: 2003/0191916 (2003-10-01), McBrearty et al.
patent: 2006/0075193 (2006-04-01), Magoshi
patent: 2007/0239973 (2007-10-01), Wiese et al.

Affiliated with

Also associated with

Rating

Programmable address processor for graphics applications does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable address processor for graphics applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable address processor for graphics applications will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4298960