Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-03-08
2005-03-08
Portka, Gary (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S124000, C711S125000, C711S126000
Reexamination Certificate
active
06865645
ABSTRACT:
A method of supporting programs that include instructions that modify subsequent instructions in a multi-processor system with a central processing unit including an execution unit, and instruction unit and a plurality of caches including a separate instruction and operand cache.
REFERENCES:
patent: 3735360 (1973-05-01), Anderson et al.
patent: 5787477 (1998-07-01), Rechtschaffen et al.
patent: 5930821 (1999-07-01), Gaskins et al.
patent: 6014690 (2000-01-01), VanDoren et al.
patent: 6018791 (2000-01-01), Arimilli et al.
patent: 6021468 (2000-02-01), Arimilli et al.
patent: 6073217 (2000-06-01), Mahalingaiah et al.
Jim Handy, The Cache Memory Book, 1998, Academic Press, p 57.
Bair Dean G.
Check Mark A.
Liptay John S.
Shum Chung-Lung Kevin
Webb Charles F.
Augspurger Lynn
Cantor & Colburn LLP
International Business Machines - Corporation
Portka Gary
Ross John M.
LandOfFree
Program store compare handling between instruction and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Program store compare handling between instruction and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program store compare handling between instruction and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3452450